Network-on-chip link analysis under power and performance constraints

Proceedings - IEEE International Symposium on Circuits and Systems

Volumn , Issue , 2006, Pages 4163-4166

  Kim, Manho ^a   Kim, Daewook ^a   Sobelman, Gerald E ^a  

^a University of Minnesota   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

MATHEMATICAL MODELS; MICROPROCESSOR CHIPS; OPTIMIZATION; ROUTERS; TELECOMMUNICATION LINKS;

GLOBAL ROUTER-TO-ROUTER LINKS; NETWORK-ON-CHIP (NOC); PROCESSING ELEMENT (PE);

INTERCONNECTION NETWORKS;

EID: 34547352779     PISSN: 02714310     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (15)

1. K. Lee, S.-J. Lee, and H.-J. Yoo, "SILENT: serialized low energy transmission coding for on-chip interconnection networks," in IEEE/ACM International Conference on Computer Aided Design, 7-11 Nov. 2004, pp. 448-451.
2. L. Benini and G. D. Micheli, "Networks on chips: a new SoC paradigm," IEEE Computer, vol. 35, no. 1, pp. 70-78, Jan. 2002.
3. L. Benini and G. D. Micheli, "Powering networks on chips," in The 14th International Symposium on System Synthesis, 2001, pp. 33-38.
4. J. M. Rabaey, A. Chandrakasan, and B. Nikolic, Digital Integrated Circuits: A Design Perspective, 2nd ed. Prentice Hall, Dec 2002.
5. H. B. Bakoglou, Circuits, Interconnections, and Packaging for VLSI. Addison-Wesley, 1990.
6. P. P. P. Sotiriadis, "Interconnect modeling and optimization in deep sub-micron technologies," Ph.D. dissertation, Massachusetts Institute of Technology, 2002.
7. N. Sridhara, S.R.; Shanbhag, "Coding for system-on-chip networks: a unified framework," IEEE Transactions on VLSI Systems, vol. 13, no. 6, pp. 655 - 667, Jun. 2005.
8. A. Joshi and J. Davis, "A 2-slot time-division multiplexing (TDM) interconnect network for gigascale integration (GSI)," in Proc. of the 2004 international workshop on System level interconnect prediction, 2004, pp. 64 - 68.
9. D. Kim, M. Kim, and G. E. Sobelman, "CDMA-based network-on-chip architecture," in Proc. of the IEEE Asia-Pacific Conference on Circuits and Systems, vol. 1, 6-9 Dec. 2004, pp. 137-140.
10. I. Dhaou, E. Dubrova, and H. Tenhunen, "Power Efficient Inter-Module Communication for Digit-Serial DSP Architecture In Deep-Submicron Technology," in Proc. of the 31st IEEE International Symposium on Multiple-Valued Logic, 22-24 May 2001, pp. 61-66.
11. V. Raghunathan, M. Srivastava, and R. Gupta, "A Survey of Techniques for Energy Efficient On-Chip Communication," in Proc. of the Design Automation Conference, 2-6 Jun. 2003, pp. 900 - 905.
12. N. Shanbhag, "Reliable and efficient system-on-chip design," Computer, vol. 37, no. 3, pp. 42-50, Mar. 2004.
13. J. Liu, L.-R. Zheng, D. Pamunuwa, and H. Tenhunen, "A global wire planning scheme for Network-on-Chip," in Proc. of the International Symposium on Circuits and Systems, vol. 4, 25-28 May 2003, pp. 25-28.
14. Predictive technology model (PTM), www.eas.asu.edu/p̃tm.
15. A. Naeemi, R. Venkatesan, and J. Meindl, "Optimal global interconnects for GSI," IEEE Transactions on Electron Devices, vol. 50, no. 4, pp. 980-987, Apr. 2003.