CDMA-based network-on-chip architecture

IEEE Asia-Pacific Conference on Circuits and Systems, Proceedings, APCCAS

Volumn 1, Issue , 2004, Pages 137-140

  Kim, Daewook ^a   Kim, Manho ^a   Sobelman, Gerald E ^a  

^a University of Minnesota   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; CODES (SYMBOLS); COMPUTER SIMULATION; DATA COMMUNICATION SYSTEMS; MICROPROCESSOR CHIPS; PACKET SWITCHING;

DATA PACKETS; NETWORK ON CHIP (NOC) ARCHITECTURE; ORTHOGONALITY PROPERTIES; WALSH CODES;

CODE DIVISION MULTIPLE ACCESS;

EID: 13444257797     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (10)

1. H. Tenhunen and A. Jantsch, in Networks on Chip, 2003, p. Kluwer.
2. L. Benini and G. D. Micheli, "Networks on chip: a new paradigm for systems on chip design," in Proc. of Design, Automation and Test in Europe Conf., 2002, pp. 418-419.
3. S. Kumar, A. Jatsch, J.-P. Soininen, M. Forsell, M. Millberg, J. Öberg, K. Tiensyrjä, and A. Hemani, "A network on chip architecture and design methodology," in Proc. of the IEEE Computer Society Annual Symposium on VLSI (ISVLSI), 2002, pp. 105-112.
4. J. Soininen, A. Jantsch, M. Forsell, A. Pelkonen, J. Kreku, and S. Kumar, "Extending platform-based design to network on chip systems," in Proc. of 16th International Conf. on VLSI Design, 2002, pp. 46-55.
5. R. H. Bell, Jr., C. Y. Kang, L. John, and E. E. Swartzlander, Jr., "CDMA as a multiprocessor interconnect strategy," in Conference Record of the 35th Asilomar Conference on Signals, Systems and Computers, vol. 2, Nov. 2001, pp. 1246-1250.
6. R. Yoshimura, T. B. Keat, T. Ogawa, S. Hatanaka, T. Matsuoka, and K. Taniguchi, "DS-CDMA wired bus with simple interconnection topology for parallel processing system LSIs," in IEEE International Solid-State Circuits Conference, Feb. 2000, pp. 370-371.
7. Y. Yuminaka, O. Katoh, Y. Sasaki, T. afumi Aoki, and T. Higuchi, "An efficient data transmission technique for VLSI systems based on multiple-valued code-division multiple access," in Proc. of the 30th IEEE International Symposium on Multiple-Valued Logic (ISMVL 2000), May 2000, pp. 430-437.
8. Y. Yuminaka, T. Morishit, T. Aoki, and T. Higuchi, "Multiple-valued data recovery techniques for band-limited channels in VLSI," in Proc. of the 32nd IEEE International Symposium on Multiple- Valued Logic (ISMVL 2002), May 2002, pp. 54-60.
9. P. Guerrier and A. Greiner, "A generic architecture for on-chip packet-switched interconnections," in Proc. of the Design, Automation and Test in Europe Conference and Exhibition, 2000, pp. 250-256.
10. P. P. Pande, C. Grecu, A. Ivanov, and R. Saleh, "Design of switch for network on chip applications," in Proc. of the 2003 International Symposium on Circuits and Systems, May 2003, pp. V-217 - V-220.