Extending multicore architectures to exploit hybrid parallelism in single-thread applications

Proceedings - International Symposium on High-Performance Computer Architecture

Volumn , Issue , 2007, Pages 25-36

  Zhong, Hongtao ^a   Lieberman, Steven A ^a   Mahlke, Scott A ^a  

^a UNIVERSITY OF MICHIGAN   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COARSE-GRAIN THREADS; MULTICORE SYSTEMS; SINGLE-THREAD APPLICATIONS;

COMPUTATIONAL COMPLEXITY; ENERGY DISSIPATION; PARALLEL PROCESSING SYSTEMS; PROGRAM COMPILERS; SERVERS; SYNCHRONIZATION;

MULTIPROCESSING PROGRAMS;

EID: 34547347512     PISSN: 15300897     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/HPCA.2007.346182     Document Type: Conference Paper

References (29)

1. N. L. Binkert, E. G. Hallnor, and S. K. Reinhardt. Network-oriented full-system simulation using M5. In 6th Workshop on Computer Architecture Evaluation using Commercial Workloads, pages 36-43, Feb. 2003.
2. M. Chu, K. Fan, and S. Mahlke. Region-based hierarchical operation partitioning for multicluster processors. In Proc. of the SIGPLAN '03 Conference on Programming Language Design and Implementation, pages 300-311, June 2003.
3. R. Colwell et al. Architecture and implementation of a VLIW super-computer. In Proc. of the 1990 International Conference on Supercomputing, pages 910-919, June 1990.
4. J. Ellis. Bulldog: A Compiler for VLIW Architectures. MIT Press, Cambridge, MA, 1985.
5. M. Filio, S. W. Keckler, W. J. Dally, N. P. Carter, A. Chang, Y. Gurevich, and W. S. Lee. The m-machine multicomputer. In Proc. of the 28th Annual International Symposium on Microarchitecture, pages 146-156. IEEE Computer Society Press, 1995.
6. J. Fisher. Very Long Instruction Word Architectures and the ELI-52. In Proc. of the 10th Annual International Symposium on Computer Architecture, pages 140-150, 1983.
7. M. Herlihy and J. E. B. Moss. Transactional memory: Architectural support for lock-free data structures. In Proc. of the 20th Annual International Symposium on Computer Architecture, pages 289-300, May 1993.
8. V. Kathail, M. Schlansker, and B. Rau. HPL-PD architecture specification: Version 1.1. Technical Report HPL-93-80(R.1), Hewlett-Packard Laboratories, Feb. 2000.
9. K. Kennedy and J. R. Allen. Optimizing compilers for modern architectures: A dependence-based approach. Morgan Kaufmann Publishers Inc., 2002.
10. H. Kim and J. Smith. An instruction set and microarchitecture for instruction level distributed processing. In Proc. of the 29th Annual International Symposium on Computer Architecture, pages 71-81, June 2002.
11. D. J. Kuck. The Structure of Computers and Computations. John Wiley and Sons, New York, NY, 1978.
12. R. Kumar, K. I. Farkas, N. P. Jouppi, P. Ranganathan, and D. M. Tullsen. Single-ISA Heterogeneous Multi-Core Architectures: The Potential for Processor Power Reduction. In Proc. of the 36th Annual International Symposium on Microarchitecture, pages 81-92, Dec. 2003.
13. R. Leupers. Code Optimization Techniques for Embedded Processors - Methods, Algorithms, and Tools. Kluwer Academic Publishers, Boston, MA, 2000.
14. S. A. Lieberman, H. Zhong, and S. A. Mahlke. Extracting statistical loop-level parallelism using hardware-assisted recovery. Technical report, Department of Electrical Engineering and Computer Science, University of Michigan, Feb 2007.
15. O. Mutlu, J. Stark, C. Wilkerson, and Y. N. Patt. Runahead Execution: An Alternative to Very Large Instruction Windows for Out-of-Order Processors. In Proc. of the 9th International Symposium on High-Performance Computer Architecture, pages 129-140, Feb. 2003.
16. M. D. Noakes, D. A. Wallach, and W. J. Dally. The j-machine multicomputer: an architectural evaluation. In Proc. of the 20th Annual International Symposium on Computer Architecture, pages 224-235. ACM Press, 1993.
17. E. Nystrom and A. E. Eichenberger. Effective cluster assignment for modulo scheduling. In Proc. of the 31st Annual International Symposium on Microarchitecture, pages 103-114, Dec. 1998.
18. E. Nystrom, H.-S. Kim, and W. Hwu. Bottom-up and top-down context-sensitive summary-based pointer analysis. In Proc. of the 11th Static Analysis Symposium, pages 165-180, Aug. 2004.
19. G. Ottoni, R. Rangan, A. Stoler, and D. I. August. Automatic thread extraction with decoupled software pipelining. In Proc. of the 38th Annual International Symposium on Microarchitecture, pages 105-118, Nov. 2005.
20. E. Ozer, S. Banerjia, and T. Conte. Unified assign and schedule: A new approach to scheduling for clustered register file microarchitectures. In Proc. of the 31st Annual International Symposium on Microarchitecture, pages 308-315, Dec. 1998.
21. J. Sanchez and A. Gonzalez. Modulo scheduling for a fully-distributed clustered VLIW architecture. In Proc. of the 33rd Annual International Symposium on Microarchitecture, pages 124-133, Dec. 2000.
22. K. Sankaralingam, R. Nagarajan, H. Liu, J. Huh, C. Kim, D. Burger, S. Keckler, and C. Moore. Exploiting ILP, TLP, and DLP using polymorphism in the TRIPS architecture. In Proc. of the 30th Annual international Symposium on Computer Architecture, pages 422-433, June 2003.
23. G. S. Sohi, S. E. Breach, and T. N. Vijaykumar. Multiscalar processors. In Proc. of the 22nd. Annual International Symposium on Computer Architecture, pages 414-425, June 1995.
24. M. Taylor et al. Evaluation of the Raw microprocessor: An exposedwire-delay architecture for ILP and streams. In Proc. of the 31st Annual International Symposium on Computer Architecture, pages 2-13, June 2004.
25. M. Taylor, W. Lee, S. Amarasinghe, and A. Agarwal. Scalar operand networks: On-chip interconnect for ILP in partitioned architectures. In Proc. of the 9th International Symposium on High-Performance Computer Architecture, pages 341-353, Feb. 2003.
26. Trimaran. An infrastructure for research in ILP, 2000. http://www.trimaran.org/.
27. A. Wolfe and J. Shen. A variable instruction stream extension to the VLIW architecture. In Fourth International Conference on Architectural Support for Programming Languages and Operating Systems, pages 2-14, Oct. 1991.
28. H. Zhong, K. Fan, S. Mahlke, and M. Schlansker. A distributed control path architecture for VLIW processors. In Proc. of the 14th International Conference on Parallel Architectures and Compilation Techniques, pages 197-206, Sept. 2005.
29. H. Zhou. Dual-Core Execution: Building a Highly Scalable Single-Thread Instruction Window. In Proc. of the 14th International Conference on Parallel Architectures and Compilation Techniques, pages 231-242, Sept. 2005.