Quadratic placement using an improved timing model

Proceedings - Design Automation Conference

Volumn , Issue , 2004, Pages 705-710

  Obermeier, Bernd ^a   Johannes, Frank M ^a  

^a TECHNICAL UNIVERSITY OF MUNICH   (Germany)

Author keywords

Optimization potential; Quadratic placement; Sensitivity; Steiner tree net model; Timing driven placement

Indexed keywords

ALGORITHMS; FUNCTIONS; INTEGRATED CIRCUIT LAYOUT; MATHEMATICAL MODELS; OPTIMIZATION; SENSITIVITY ANALYSIS; SIMULATED ANNEALING; TREES (MATHEMATICS);

OPTIMIZATION POTENTIAL; QUADRATIC PLACEMENT; STEINER TREE NET MODEL; TIMING DRIVEN PLACEMENT;

COMPUTER AIDED ENGINEERING;

EID: 4444259540     PISSN: 0738100X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/996566.996760     Document Type: Conference Paper

References (16)

1. Benchmarks, http://www.cbl.ncsu.edu/.
2. The performance database server, "performance.netlib.org/performance/html/PDStop.html.
3. Y.-C. Chou and Y.-L. Lin. A performance-driven standard-cell placer based on a modified force-directed algorithm. In ACM/SIGDA International Symposium on Physical Design (ISPD), pages 24-29, 2001.
4. K. Doll, F. M. Johannes, and K. J. Antreich. Iterative placement improvement by network flow methods. IEEE Transactions on Computer-Aided Design of Circuits and Systems, 13(10):1189-1200, Oct. 1994.
5. H. Eisenmann and F. M. Johannes. Generic global placement and floorplanning. In ACM/IEEE Design Automation Conference (DAC), pages 269-274, June 1998.
6. W. C. Elmore. The transient response of damped linear networks with particular regard to wide-band amplifiers. J. Appl. Phys. 19, pages 55-63, 1948.
7. B. Halpin, C. R. Chen, and N. Sehgal. Timing driven placement using physical net constraints. In ACM/IEEE Design Automation Conference (DAC), 2001.
8. M. Hanan. On steiner's problem with rectiliner distance. SIAM Journal of Applied Mathemetics, 14(2):255-265, 1966.
9. S.-W. Hur, T. Cao, K. Rajagopal, Y. Parasuram, and B. Halpin. Force directed mongrel with physical net constraints. In ACM/IEEE Design Automation Conference (DAC), 2003.
10. A. B. Kahng, S. Mantik, and I. L. Markov. Min-max placement for large-scale timing optimization. In ACM/SIGDA International Symposium on Physical Design (ISPD), 2002.
11. J. M. Kleinhans, G. Sigl, F. M. Johannes, and K. J. Antreich. GORDIAN: VLSI placement by quadratic programming and slicing optimization. IEEE Transactions on Computer-Aided Design of Circuits and Systems, CAD-10(3):356-365, Mar. 1991.
12. S.-L. Ou and M. Pedram. Timing-driven placement based on partitioning with dynamic cut-net control. In ACM/IEEE Design Automation Conference (DAC), 2000.
13. B. M. Riess and G. Ettelt. SPEED: Fast and efficient timing driven placement. In IEEE International Symposium on Circuits and Systems (ISCAS), pages 377-380, Seattle, Washington, Apr. 1995.
14. W. Swartz and C. Sechen. Timing driven placement for large standard cell circuits. In ACM/IEEE Design Automation Conference (DAC), pages 211-215, 1995.
15. J. Vygen. Algorithms for large-scale flat placement. In ACM/IEEE Design Automation Conference (DAC), pages 746-751, 1997.
16. X. Yang, B.-K. Choi, and M. Sarrafzadeh. Timing-driven placement using design hierarchy guided constraint generation. In IEEE/ACM International Conference on Computer-Aided Design (ICCAD), 2002.