A small granular controlled leakage reduction system for SRAMs

Solid-State Electronics

Volumn 49, Issue 11 SPEC. ISS., 2005, Pages 1776-1782

  Geens, Peter ^a   Dehaene, Wim ^a  

^a UNIVERSITY OF LEUVEN   (Belgium)

Author keywords

Dynamic voltage control; Leakage reduction; Small granular control; SRAM

Indexed keywords

DECODING; ENERGY DISSIPATION; ENERGY UTILIZATION; LEAKAGE CURRENTS; TRANSISTORS; VOLTAGE CONTROL;

DYNAMIC VOLTAGE CONTROL; LEAKAGE REDUCTION; POWER REDUCTION; SMALL GRANULAR CONTROL;

STATIC RANDOM ACCESS STORAGE;

EID: 28044459816     PISSN: 00381101     EISSN: None     Source Type: Journal    
DOI: 10.1016/j.sse.2005.10.020     Document Type: Article

References (12)

1. K. Roy, S. Mukhopadhyay, and H. Mahmoodi-Meimand Leakage current mechanisms and leakage reduction techniques in deep-submicrometer CMOS circuits IEEE Proc IEEE 91 2 2003 305 327
2. M. Drazdziulis, P. Larson-Edefors, D. Eckerbert, and H. Eriksson A power cut-off technique for gate leakage suppression IEEE Proc ESSCIRC 2004 171 174
3. R.W. Mann Ultralow-power SRAM technology IBM J Res Dev 47 5/6 2003 553 566
4. K. Nii, Y. Tsukamoto, T. Yoshizawa, S. Imaoka, Y. Tamagami, and T. Suzuki A 90-nm low-power 32-kB embedded SRAM with gate leakage suppression circuit for mobile applications IEEE J Solid-State Circ 39 4 2004 684 693
5. A. Chandrakasan, W. Bowhill, and F. Fox Design of high-performance microprocessor circuits 2001 IEEE Press New York
6. N. Kim Circuit and microarchitectural techniques for reducing cache leakage power IEEE Trans VLSI 12 2 2004 167 184
7. E. Seevinck, F. List, and J. Lohstroh Static noise margin analysis of MOS SRAM cells IEEE J Solid-State Circ sc-22 5 1987 748 754
8. H. Kawagushi, K. Nose, and T. Sakurai A super cut-off CMOS (SCCMOS) scheme for 0.5 V supply voltage with picoampere stand-by current IEEE J Solid-State Circ 35 10 2000 1498 1501
9. S. Mutoh, T. Douseki, Y. Matsuya, T. Aoki, S. Shigematsu, and J. Yamada 1-V power supply high-speed digital circuit technology with multithreshold- voltage CMOS IEEE J Solid-State Circ 30 8 1995 847 854
10. B. Calhoun, and A. Chandrakasan Standby power reduction using dynamic voltage scaling and canary flip-flop structures IEEE J Solid State Circ 39 9 2004 1504 1511
11. Saliba FR, Kawaguchi H, Sakurai T. Experimental verification of row-by-row variable VDD scheme reducing 95% active leakage power of SRAMs. In: Symposium of VLSI circuits digest of technical papers, 2005. p. 162-5.
12. K. Zhang SRAM design on 65-nm CMOS technology with dynamic sleep transistor for leakage reduction IEEE J Solid State Circ 40 4 2005 895 901