Future execution: A hardware prefetching technique for chip multiprocessors

Parallel Architectures and Compilation Techniques - Conference Proceedings, PACT

Volumn 2005, Issue , 2005, Pages 350-360

  Ganusov, Ilya ^a   Burtscher, Martin ^a  

^a Department of Obstetrics Gynecology   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CHIP MULTIPROCESSORS; HARDWARE STREAM; NON-CONTROL INSTRUCTIONS;

CHIP SCALE PACKAGES; COMPUTER ARCHITECTURE; DATA REDUCTION; DATA STRUCTURES;

MICROPROCESSOR CHIPS;

EID: 33746742951     PISSN: 1089795X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/PACT.2005.23     Document Type: Conference Paper

References (23)

1. J. D. Collins, D. M. Tullsen, H. Wang, and J. P. Shen. Dynamic speculative precomputation. In Proceedings of the 34th annual ACM/IEEE International Symposium on Microarchitecture, pages 306-317, 2001.
2. J. Dundas and T. Mudge. Improving data cache performance by pre-executing instructions under a cache miss. In Proceedings of the 11th International Conference on Supercomputing. pages 68-75, 1997.
3. B. Goeman, H. Vandierendonck, and K. de Bosschere. Differential fcm: increasing value prediction accuracy by improving table usage efficiency. In Proceedings of the Seventh International Symposium on High-Performance Computer Architecture, pages 207-218, 2001.
4. http://www.spec.org/osg/cpu2000/.
5. N. Kirman, M. Kirman, M. Chaudhuri, and J. F. Martinez. Checkpointed early load retirement. In Proceedings of the 11th International Symposium on High-Performance Computer Architecture, pages 16-27, 2005.
6. E. Larson. S. Chatterjee, and T. Austin. Mase: a novel infrastructure for detailed microarchitectural modeling. In Proceedings of the The Second International Symposium on Performance Analysis of Systems and Software, pages 1-9, 2001.
7. M. H. Lipasti, C. B. Wilkerson, and J. P. Shen. Value locality and load value prediction. In Proceedings of the Seventh International Conference on Architectural Support for Programming Languages and Operating Systems, pages 138-147, 1996.
8. Chi-Keung Luk. Tolerating memory latency through software-controlled pre-execution in simultaneous multi-threading processors. In Proceedings of the 28th annual International Symposium on Computer Architecture, pages 40-51, 2001.
9. A. Moshovos, D. N. Pnevmatikatos, and A. Baniasadi. Slice-processors: an implementation of operation-based prediction. In Proceedings of the 15th International Conference on Supercomputing, pages 321-334, 2001.
10. O. Mutlu, J. Stark, C. Wilkerson, and Y. N. Patt, Runahead execution: an alternative to very large instruction windows for out-of-order processors. In Proceedings of the The Ninth International Symposium on High-Performance Computer Architecture, pages 129-140, 2003.
11. S. Palacharla and R. E. Kessler. Evaluating stream buffers as a secondary cache replacement. In Proceedings of the 21st annual International Symposium on Computer Architecture, pages 24-33, 1994.
12. Z. Purser, K. Sundaramoorthy, and E. Rotenberg. A study of slipstream processors. In Proceedings of the 33rd annual ACM/IEEE International Symposium on Microarchitecture. pages 269-280, 2000.
13. A. Roth, A. Moshovos. and G. S. Sohi. Dependence based prefetching for linked data structures. In Proceedings of the Eighth International Conference on Architectural Support for Programming Languages and Operating Systems, pages 115-126, 1998.
14. A. Roth and G. S. Sohi. Speculative data-driven multithreading. In Proceedings of the Seventh International Symposium on High-Performance Computer Architecture, pages 37-49, 2001.
15. Y. Sazeides and J. E. Smith. The predictability of data values. In Proceedings of the 30th annual ACM/IEEE International Symposium on Microarchitecture, pages 248-258, 1997.
16. T. Sherwood, E. Perelman, G. Hamerly, and B. Calder. Automatically characterizing large scale program behavior. In Proceedings of the 10th International Conference on Architectural Support for Programming Languages and Operating Systems, pages 45-57, 2002.
17. T. Sherwood, S. Sair, and B. Calder. Predictor-directed stream buffers. In Proceedings of the 33rd annual ACM/IEEE International Symposium on Microarchitecture, pages 42-53, 2000.
18. G. S. Sohi, S. E. Breach, and T. N. Vijaykumar. Multiscalar processors. In Proceedings of the 22nd annual International Symposium on Computer Architecture, pages 414-425, 1995.
19. J. Steffan and T. Mowry. The potential for using thread-level data speculation to facilitate automatic parallelization. In Proceedings of the The fourth International Symposium on High-Performance Computer Architecture, pages 2-13, 1998.
20. S. Wallace, B. Calder, and D. M. Tullsen. Threaded multiple path execution. In Proceedings of the 25th annual International Symposium on Computer Architecture, pages 238-249, 1998.
21. H. Zhou. Dual-core execution: building a highly scalable single-thread instruction window. In Proceedings of the 14th International Conference on Parallel Architectures and Compilation Techniques, 2005.
22. H. Zhou and T. M. Conte. Enhancing memory level parallelism via recovery-free value prediction. In Proceedings of the 17th annual International Conference on Supercomputing, pages 326-335, 2003.
23. C. Zilles and G. Sohi. Execution-based prediction using speculative slices. In Proceedings of the 28th annual International Symposium on Computer Architecture, pages 2-13, 2001.