Exploratory study on power-efficient silicon nano-wire dynamic NMOSFET/PMESFET logic

IET Science, Measurement and Technology

Volumn 1, Issue 2, 2007, Pages 121-130

  Bindal, A ^a   Hamedi Hagh, S ^a  

^a SAN JOSE STATE UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

LOGIC DESIGN; MESFET DEVICES; MOSFET DEVICES; NANOWIRES; SILICON; TRANSCONDUCTANCE; ULSI CIRCUITS;

DOPING CONCENTRATION; DYNAMIC DIFFERENTIAL DOMINO CIRCUITS; FUNCTION DELAYS; TRANSISTOR DESIGNS;

LOGIC CIRCUITS;

EID: 33947680248     PISSN: 17518822     EISSN: None     Source Type: Journal    
DOI: 10.1049/iet-smt:20060057     Document Type: Article

References (26)

1. Chung, S-W., Yu, J-Y., and Heath, J.R.: ' Silicon nanowire devices ', Appl. Phys. Lett., 2000, 76, (15), p. 2068-2070 0003-6951
2. Kamins, T.I., Williams, S.R., Basile, D.P., Hesjedal, T., and Harris, J.S.: ' Ti-catalyzed Si nanowires by chemical vapor deposition: microscopy and growth mechanisms ', J. Appl. Phys., 2001, 89, (2), p. 1008-1016 0021-8979
3. Islam, M.S., Sharma, S., Kamins, T.I., and Williams, R.S.: ' Ultrahigh-density silicon nanobridges formed between two vertical silicon surfaces ', Nanotechnology, 2004, 15, p. L5-L8 0957-4484
4. Westwater, J., Gosain, D.P., Tomiya, S., Usui, S., and Ruda, H.: ' Growth of silicon nanowires via gold/silane vapor-liquid-solid reaction ', J. Vac. Sci. Tech. B, 1997, 15, (3), p. 554-557
5. Kikuchi, T., Moriya, S., Nakatsuka, Y., Matsuoka, H., Nakazato, K., Nishida, A., Chakihara, H., Matsuoka, M., and Moniwa, M.: ' A new vertically stacked poly-Si MOSFET for 533MHz high speed 64Mbit SRAM ', IEDM, 2004, p. 923-926
6. Ecoffey, S., Pott, V., Bouvet, D., Mazza, M., Mahapatra, S., Schmid, A., Leblebici, Y., Declercq, M.J., and Ionescu, A.M.: ' Nano-wires for room temperature operated hybrid CMOS-NANO integrated circuits ', IEEE Int. Solid State Circuit Conf., 2005, p. 260-261, 597
7. Takato, H., Sunouchi, K., Okabe, N., Nitayama, A., Hieda, K., Horiguchi, F., and Masuoka, F.: ' Impact of surrounding gate transistor (SGT) for ultra-high-density LSI ', IEEE Trans. Electron. Devices, 1991, 38, (3), p. 573-578 0018-9383
8. Cui, Y., Zhong, Z., Wang, D., Wang, W.U., and Lieber, C.M.: ' High performance silicon nanowire field effect transistors ', Nano Lett., 2003, 3, (2), p. 149-152 1530-6984
9. Zheng, Y., Rivas, C., Lake, R., Alam, K., Boykin, T.B., and Klimeck, G.: ' Electronic properties of silicon nanowires ', IEEE Trans. Electron. Devices, 2005, 52, (6), p. 1097-1103 0018-9383
10. Wang, J., Polizzi, E., and Lundstrom, M.: ' A computational study of ballistic silicon nanowire transistors ', IEDM, 2003, p. 695-698, Sect. 29.5
11. Miyano, S., Hirose, M., and Masuoka, F.: ' Numerical analysis of a cylindrical thin-pillar transistor (CYNTHIA) ', IEEE Trans. Electron. Devices, 1992, 39, (8), p. 1876-1881 0018-9383
12. Dwyer, C., Vicci, L., Poulton, J., Erie, D., Superfine, R., Washburn, S., and Taylor, R.M.: ' The design of DNA self-assembled computing circuitry ', IEEE Trans. VLSI Syst., 2004, 12, (11), p. 1214-1220 1063-8210
13. Dwyer, C., Vicci, L., and Taylor, R.M.: ' Performance simulation of nanoscale silicon rod field-effect transistor logic ', IEEE Trans. Nanotechnol., 2003, 2, (2), p. 69-74 1536-125X
14. Ogura, S., Tsang, P.J., Walker, W.W., Critchlow, D.L., and Shepard, J.F.: ' Design and characteristics of the lightly doped drain-source (LDD) insulated gate field effect transistor ', IEEE Trans. Electron. Devices, 1980, 27, (8), p. 1359-1367 0018-9383
15. Lombardi, C., Manzini, S., Saporito, A., and Vanzi, M.: ' A physically based mobility model for numerical simulation of non-planar devices ', IEEE Trans. Comput. Aided Des., 1988, 7, (11), p. 1164-1171 0278-0070
16. Selberherr, S.: ' Analysis and simulation of semiconductor devices ', (Springer-Verlag, New York, 1984)
17. Zhou, J.R., and Ferry, D.K.: ' Simulation of ultra small GaAs MESFET using quantum moment equations ', IEEE Trans. Electron. Devices, 1992, 39, p. 473-478 0018-9383
18. Zhou, J.R., and Ferry, D.K.: ' Simulation of ultra small GaAs MESFET using quantum moment equations-II: velocity overshoot ', IEEE Trans. Electron. Devices, 1992, 39, p. 1793-1796 0018-9383
19. Yamada, T., Zhou, J.R., Miyata, H., and Ferry, D.K.: ' In-plane transport properties of Si/Si(1-x)Ge(x) structure and its FET performance by computer simulation ', IEEE Trans. Electron. Devices, 1994, 41, p. 1513-1522 0018-9383
20. Wettstein, A., Schenk, A., and Fichtner, W.: ' Quantum device-simulation with the density-gradient model on unstructured grids ', IEEE Trans. Electron. Devices, 2001, 48, (2), p. 279-283 0018-9383
21. Sze, S.M.: ' Semiconductor devices physics and technology ', (Wiley, ISBN=0-471-87424-8, p. 171-178
22. Bindal, A., Rovedo, N., Restivo, J., Galli, C., and Ogura, S.: ' Fabrication of extremely thin silicon on insulator for fully-depleted CMOS applications ', Thin Solid Films, 1993, 232, p. 105-109 0040-6090
23. Chang, C.H., Gu, J., and Zhang, M.: ' A review of 0.18-μm full adder performances for tree structured arithmetic circuits ', IEEE Trans. VLSI Syst., 2005, 13, (6), p. 686-695 1063-8210
24. Alioto, M., and Palumbo, G.: ' Analysis and comparison on full adder block in submicron technology ', IEEE Trans. VLSI Syst., 2002, 10, (6), p. 806-823 1063-8210
25. Shams, A.M., Darwish, T.K., and Bayoumi, M.A.: ' Performance analysis of low-power 1-Bit CMOS full adder cells ', IEEE Trans. VLSI Syst., 2002, 10, (1), p. 20-29 1063-8210
26. Sayed, M., and Badawy, W.: ' Performance analysis of single-bit full adder cells using 0.18, 0.25 and 0.35m CMOS technologies ', IEEE Int. Symp. Circuits Sys., 2002, p. 559-562