The ITFET: A novel FinFET-based hybrid device

IEEE Transactions on Electron Devices

Volumn 53, Issue 9, 2006, Pages 2335-2342

  Zhang, Weimin ^b   Fossum, Jerry G ^a,b   Mathew, Leo ^c  

^a IEEE

^b J Crayton Pruitt Family Department of Biomedical Engineering   (United States)

^c FREESCALE SEMICONDUCTOR INC   (United States)

Author keywords

FinFET; silicon on insulator (SOI) MOSFET; Static random access memory (SRAM)

Indexed keywords

GATES (TRANSISTOR); SEMICONDUCTOR DEVICE MODELS; SILICON ON INSULATOR TECHNOLOGY; STATIC RANDOM ACCESS STORAGE;

AREA PENALTY; COMPACT MODELS; HYBRID DEVICES; NANOSCALE HYBRID DEVICES;

MOSFET DEVICES;

EID: 33847248263     PISSN: 00189383     EISSN: None     Source Type: Journal    
DOI: 10.1109/TED.2006.880813     Document Type: Article

References (18)

1. V. P. Trivedi and J. G. Fossum, "Scaling fully depleted SOI CMOS," IEEE Trans. Electron Devices, vol. 50, no. 10, pp. 2095-2103, Oct. 2003.
2. K. Kim and J. G. Fossum, "Double-gate CMOS: Symmetrical-versus asymmetrical-gate devices," IEEE Trans. Electron Devices, vol. 48, no. 2, pp. 294-299, Feb. 2001.
3. X. Huang, W.-C. Lee, C. Kuo, D. Hisamoto, L. Chang, J. Kedzierski, E. Anderson, H. Takeuchi, Y.-K. Choi, K. Asano, V. Subramanian, T.-J. King, J. Bokor, and C. Hu, "Sub-50 nm FinFET: PMOS," in IEDM Tech. Dig., Dec. 1999, pp. 67-70.
4. J.-W. Yang and J. G. Fossum, "On the feasibility of nanoscale triple-gate CMOS transistors," IEEE Trans. Electron Devices, vol. 52, no. 6, pp. 1159-1164, Jun. 2005.
5. Int. Tech. Roadmap for Semiconductors, 2005, Austin, TX. Semiconductor Industry Assoc./Internat., SEMATECH.
6. L. Mathew and J. G. Fossum, "Hybrid-FET and its application as SRAM," Feb. 2005. Freescale U.S. Patent Application No. 20060170066.
7. S.-H. Kim, J. G. Fossum, and V. P. Trivedi, "Bulk inversion in FinFETs and implied insights on effective gate width," IEEE Trans. Electron Devices, vol. 52, no. 9, pp. 1993-1997, Sep. 2005.
8. L. Mathew, M. Sadd, S. Kalpat, M. Zavala, T. Stephens, R. Mora, S. Bagchi, C. Parker, J. Vasek, D. Sing, R. Shimer, L. Prabhu, G. O. Workman, G. Ablen, Z. Shi, J. Saenz, B. Min, D. Burnett, B.-Y. Nguyen, J. Mogab, M. M. Chowdhury, W. Zhang, and J. G. Fossum, "Inverted-T channel FET (ITFET) - Fabrication and characteristics of vertical-horizontal, thin body, multi-gate, multi-orientation devices, ITFET SRAM bit-cell operation. A novel technology for 45 nm and beyond CMOS," in IEDM Tech. Dig., Dec. 2005, pp. 731-734.
9. J. G. Fossum, UFDG User's Guide (Ver. 3.0). Gainesville, FL: Univ. of Florida, Aug. 2004.
10. Davinci-2003.06 User Guide, Synopsis, Inc., Durham, NC, 2003.
11. Z. Guo, S. Balasubramanian, R. Zlatanovici, T.-J. King, and B. Nikolic, "FinFET-based SRAM design," in Proc. ISLPED, Aug. 2005, pp. 2-7.
12. V. P. Trivedi, J. G. Fossum, and M. M. Chowdhury, "Nanoscale FinFETs with gate-source/drain underlap," IEEE Trans. Electron Devices, vol. 52, no. 1, pp. 56-62, Jan. 2005.
13. L. Ge and J. G. Fossum, "Analytical modeling of quantization and volume inversion in thin Si-film DG MOSFETs," IEEE Trans. Electron Devices, vol. 49, no. 2, pp. 287-294, Feb. 2002.
14. J. G. Fossum, L. Ge, and M.-H. Chiang, "Speed superiority of scaled double-gate CMOS," IEEE Trans. Electron Devices, vol. 49, no. 5, pp. 808-811, May 2002.
15. Y. Taur and T. H. Ning, Fundamentals of Modern VLSI Devices. New York: Cambridge Univ. Press, 1998.
16. V. P. Trivedi and J. G. Fossum, "Quantum-mechanical effects on the threshold voltage of undoped double-gate MOSFETs," IEEE Electron Device Lett., vol. 26, no. 8, pp. 579-582, Aug. 2005.
17. E. Seevinck, F. J. List, and J. Lohstroh, "Static-noise margin analysis of MOS SRAM cells," IEEE J. Solid-State Circuits, vol. SSC-22, no. 5, pp. 748-754, Oct. 1987.
18. M. Mamidipaka, K. Khouri, N. Dutt, M. Abadir, "Leakage Power Estimation in SRAMs," Univ. California, Irvine, Sep. 2003, CECS, Tech. Rep. #03-32.