A 90-nm CMOS low-power GSM/EDGE multimedia-enhanced baseband processor with 380-MHz ARM926 core and mixed-signal extensions

IEEE Journal of Solid-State Circuits

Volumn 42, Issue 1, 2007, Pages 134-143

  Lueftner, Thomas ^b   Berthold, Joerg ^b   Pacha, Christian ^a,b   Georgakos, Georg ^b   Sauzon, Guillaume ^b   Hoemke, Olaf ^b   Beshenar, Jurij ^b   Mahrla, Peter ^b   Just, Knut ^b   Hober, Peter ^b   Henzler, Stephan ^a,b   Schmitt Landsiedel, Doris ^b   Yakovleff, Andre ^b   Klein, Axel ^b   Knight, Richard J ^b   Acharya, Pramod ^a,b   Bonnardot, Andre ^b   Buch, Steffen ^b   Sauer, Matthias ^b  

^a IEEE

^b INFINEON TECHNOLOGIES AG   (Germany)

Author keywords

Baseband processing; Frequency scaling; GSM EDGE; Low power circuit techniques; Multimedia applications; Sleep transistors; Voltage scaling

Indexed keywords

BASEBAND PROCESSING; FREQUENCY SCALING; GSM/EDGE; LOW-POWER CIRCUIT TECHNIQUES; MULTIMEDIA APPLICATIONS; SLEEP TRANSISTORS; VOLTAGE SCALING;

CELLULAR TELEPHONE SYSTEMS; CMOS INTEGRATED CIRCUITS; ENERGY DISSIPATION; GLOBAL SYSTEM FOR MOBILE COMMUNICATIONS; MULTIMEDIA SYSTEMS; SIGNAL PROCESSING;

PROGRAM PROCESSORS;

EID: 33846257221     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2006.886528     Document Type: Article

References (18)

1. Y. Neuvo, "Cellular phones as embedded systems," in IEEE ISSCC Dig. Tech. Papers, 2004, pp. 32-37.
2. J. Kissing et al., "A fully integrated SoC for GSM/GPRS in 0.13 μm CMOS," in IEEE ISSCC Dig. Tech. Papers, 2006, pp. 1942-1951.
3. P. Royannez et al., "90nmlow leakage SoC design techniques for wireless applications," in IEEE ISSCC Dig. Tech. Papers, 2005, pp. 138, 589.
4. T. Kamei et al., "A resume-standby application processor for 3G cellular phones "in IEEE ISSCC Dig. Tech. Papers, 2004, pp. 336, 531.
5. A. Cofler, F. Druilhe, D. Dutoit, and M. Harrand, "A reprogrammable EDGE baseband and multimedia handset SoC with 6 Mb embedded DRAM," in IEEE ISSCC Dig. Tech. Papers, 2005, pp. 448, 609.
6. T. Schafbauer et al., "Integration of high-performance, low-leakage and mixed signal features into a 100 nm CMOS technology," in Symp. VLSI Technology Dig. Papers, 2002, pp. 62-63.
7. S. V. Kosonocky et al., "Low-power circuits and technology for wireless digital systems," IBM J. Res. Devel., vol. 47, no. 23, pp. 283-298, Mar. 2003.
8. J. T. Kao et al., "Dual-threshold voltage techniques for low-power digital circuits," IEEE J. Solid-State Circuits, vol. 35, no. 7, pp. 1009-1018, Jul. 2000.
9. K. J. Nowka et al., "A 32-bit power PC system-on-a chip with support for dynamic voltage scaling and dynamic frequency scaling," IEEE J. Solid-State Circuits, vol. 37, no. 11, pp. 1441-1447, Nov. 2002.
10. L. T. Clark, F. Rici, and M. Biyani, "Low standby power state storage for sub-130-nmtechnologies," IEEE J. Solid-State Circuits, vol. 40, no. 2, pp. 498-506, Feb. 2005.
11. V. Zyuban and S. Kosonocky, "Low power integrated scan-retention mechanism," in Proc. ISLPED, 2002, pp. 98-102.
12. S. Henzler et al., "Sleep transistor circuits for fine-grained power switch-off with short power-down times," in IEEE ISSCC Dig. Tech. Papers, 2005, pp. 302, 600.
13. K. von Arnim et al., "A low-leakage 2.5GHz skewed CMOS 32b adder for nanometer CMOS technologies," in IEEE ISSCC Dig. Tech. Papers, 2005, pp. 380, 605.
14. M. Miyazaki et al., "A 1.2 GIPS /W microprocessor using speed-adaptive threshold-voltage CMOS with forward bias," IEEE J. Solid-State Circuits, vol. 37, no. 2, pp. 201-217, Feb. 2002, 2005.
15. K. von Arnim et al., "Efficiency of body biasing in 90 nm CMOS for low power digital circuits," IEEE J. Solid-State Circuits, vol. 40, no. 7, pp. 1549-1553, Jul. 2005.
16. B. Calhoun et al., "A 256kb sub-threshold SRAM in 65nm CMOS," in IEEE ISSCC Dig. Tech. Papers, 2006, pp. 2592-2601.
17. B. Nikolic and V. Oklobdzija, "Sense amplifier-based flip-flop," in IEEE ISSCC Dig. Tech. Papers, 1999, pp. 282-283.
18. T. Luftner, J. Berthold, C. Pacha, G. Georgakos, G Sauzon, O. Homke, J. Beshenar, P. Mahrla, K. Just, and P. HoberS. Henzler, D. Schmitt-Landsieder, A. Yakovleff, A. Klein, R. Knight, P. Acharya, H. Mabrouki, G. Juhoor, and M. Sauer, "Sense amplifier-based flip-flop," in IEEE ISSCC Dig. Tech. Papers, 2006, pp. 952-961.