Low-power circuits and technology for wireless digital systems

IBM Journal of Research and Development

Volumn 47, Issue 2-3, 2003, Pages 283-296

  Kosonocky, Stephen V ^a   Bhavnagarwala, Azeez J ^a   Chin, Kenneth ^a   Gristede, George D ^a   Haen, Anne Marie ^a   Hwang, Wei ^a   Ketchen, Mark B ^a   Kim, Suhwan ^a   Knebel, Daniel R ^a   Warren, Kevin W ^a   Zyuban, Victor ^a  

^a IBM T J WATSON RESEARCH CENTER   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CMOS INTEGRATED CIRCUITS; LEAKAGE CURRENTS; MOSFET DEVICES; THRESHOLD VOLTAGE;

LOW-POWER CIRCUITS;

WIRELESS TELECOMMUNICATION SYSTEMS;

EID: 0037686711     PISSN: 00188646     EISSN: None     Source Type: Journal    
DOI: 10.1147/rd.472.0283     Document Type: Review

References (25)

1. E. J. Nowak, "Maintaining the Benefits of CMOS Scaling When Scaling Bogs Down," IBM J. Res. & Dev. 46, No. 2/3, 169-180 (March/May 2002).
2. J. Burr and A. Peterson, "Energy Considerations in Multichip-Module-Based Multiprocessors," Proceedings of the International Conference on Computer Design, September 1999, pp. 593-600.
3. K. Bernstein, K. Carrig, C. Durham, and P. Hansen, High Speed CMOS Design Styles, Kluwer Academic Publications, New York, 1998.
4. A. P. Chandrakasan and R. W. Brodersen, Low Power Digital CMOS Design, Kluwer Academic Publishers, Boston, 1995.
5. t, CMOS Circuits," Proceedings of the 13th Annual IEEE International ASICI SOC Conference, September 2002, pp. 323-327.
6. J. T. Kao and A. P. Chandrakasan, "Dual-Threshold Voltage Techniques for Low-Power Digital Circuits," IEEE J. Solid-State Circuits 35, No. 7, 1009-1018 (July 2000).
7. G. D. Gristede and W. Hwang, "A Comparison of Dual-Rail Pass Transistor Logic Families in 1.5V, 1.8μm CMOS Technology for Low Power Applications," Proceedings of the 2000 Great Lakes Symposium on VLSI, March 2000, pp. 101-106.
8. W. Chen, W. Hwang, P. Kudva, G. D. Gristede, S. Kosonocky, and R. V. Joshi, "Mixed Multi-Threshold Differential Cascode Voltage Switch (MT-DCVS) Circuit Styles and Strategies for Low Power VLSI Design," Proceedings of the International Symposium on Low Power Electronics and Design, August 2001, pp. 263-266.
9. I. Yang, C. Vieri, A. Chandrakasan, and D. Antoniadis, "Back Gated CMOS on SOIAS for Dynamic Threshold Control," IEDM Tech. Digest, pp. 877-880 (December 1995).
10. S. Mutoh, T. Douseki, Y. Matsuya, T. Aoki, S. Shigematsu, and J. Yamada, "1-V Power Supply High-Speed Digital Circuit Technology with Multithreshold-Voltage CMOS," IEEE J, Solid-State Circuits 30, No. 8, 847-854 (August 1995).
11. S. Kosonocky, M. Immediate, P. Cottrell, T. Hook, R. Mann, and J. Brown, "Enhanced Multi-Threshold (MTCMOS) Circuits Using Variable Well Bias," Proceedings of the International Symposium on Low Power Electronics and Design, August 2001, pp. 165-169.
12. Y. Taur and T. H. Ning, Fundamentals of Modern VLSI Devices, Cambridge University Press, Cambridge, UK, 1998.
13. V. Stojanovic and V. Oklobdzija, "Comparative Analysis of Master-Slave Latches and Flip-Flops for High-Performance and Low-Power Systems," IEEE J. Solid-State Circuits 34, No. 4, 536-548 (April 1999).
14. N. Nedovic and V. Oklobdzija, "Dynamic Flip-Flop with Improved Power," Proceedings of the International Conference on Computer Design, June 2000, pp. 323-326.
15. B. Nikolic, V. Oklobdzija, V. Stojanovic, W. Jia, J. Chiu, and M. Leung, "Improved Sense-Amplifier-Based Flip-Flop: Design and Measurements," IEEE J. Solid-State Circuits 35, No. 6, 876-883 (June 2000).
16. V. Zyuban and D. Meltzer, "Clocking Strategies and Scannable Latches for Low Power Applications," Proceedings of the International Symposium on Low Power Electronics and Design, August 2001, pp. 346-351.
17. C. Svensson and J. Yuan, "Latches and Flip-Flops for Low Power Systems," in A. P. Chandrakasan and R. W. Brodersen, Low-Power CMOS Design, IEEE Press, New York, 1998, pp. 233-238.
18. S. Mutch, S. Shigematsu, Y. Matsuya, H. Fukuda, and J. Yamada, "A 1V Multi-Threshold Voltage CMOS DSP with an Efficient Power Management Technique for Mobile Phone Applications," Proceedings of the International Solid-State Circuits Conference, 1996, pp. 168-169.
19. S. Shigematsu, S. Mutoh, Y. Matsuya, Y. Tanabe, and J. Yamada, "A 1-V High-Speed MTCMOS Circuit Scheme for Power-Down Application Circuits," IEEE J. Solid-State Circuits 32, No. 6, 861-869 (June 1997).
20. V. Zyuban and S. Kosonocky, "Low Power Integrated Scan-Retention Mechanism," Proceedings of the International Symposium on Low Power Electronics and Design, August 2002, pp. 98-102.
21. A. Chandrakasan, S. Sheng, and R. Brodersen, "Low Power CMOS Digital Design," IEEE J. Solid-State Circuits 27, No. 4, 473-484 (April 1992).
22. A. Bhavnagarwala, B. Austin, K. Bowman, and J. Meindl, "A Minimum Total Power Methodology for Projecting Limits on CMOS GSI," IEEE Trans. VLSI Syst. 8, No. 3, 235-251 (June 2000).
23. A. Bhavnagarwala, B. Austin, A. Kapoor, and J. Meindl, "CMOS System-on-a-Chip Voltage Scaling Beyond 50nm," Proceedings of the 10th Great Lakes Symposium on VLSI, March 2000, pp. 7-12.
24. A. P. Chandrakasan and R. W. Brodersen, Low-Power CMOS Design, IEEE Press, New York, 1998.
25. J. Korhornen, Introduction to 3G Mobile Communications, Artech House Inc., Norwood, MA, 2001.