Mapping embedded systems onto NoCs - The traffic effect on dynamic energy estimation

SBCCI 2005 - 18th Symposium on Integrated Circuits and Systems Design

Volumn , Issue , 2005, Pages 196-201

  Palma, José Carlos S ^a   Marcon, César Augusto M ^a   Moraes, Fernando G ^b   Calazans, Ney L V ^b   Reis, Ricardo A L ^a   Susin, Altamiro A ^a  

^a FEDERAL UNIVERSITY OF RIO GRANDE DO SUL   (Brazil)

^b PONTIFICAL CATHOLIC UNIVERSITY OF RIO GRANDE DO SUL   (Brazil)

Author keywords

Application mapping; Energy estimation; Networks on chip; Traffic effect

Indexed keywords

APPLICATION SPECIFIC INTEGRATED CIRCUITS; BIOLOGICAL MATERIALS; COMPUTER PROGRAMMING LANGUAGES; CONFORMAL MAPPING; ELECTRIC LOAD FORECASTING; ELECTRIC NETWORK TOPOLOGY; ENERGY CONSERVATION; ENERGY POLICY; ESTIMATION; EXPERIMENTS; INTEGRATED CIRCUITS; INTERNET; MICROPROCESSOR CHIPS; MOBILE TELECOMMUNICATION SYSTEMS; PHOTOACOUSTIC EFFECT; SYSTEMS ANALYSIS;

APPLICATION MAPPING; APPLICATION MODEL (AM); COMPLEX SYSTEMS; DYNAMIC ENERGY; DYNAMIC ENERGY CONSUMPTION; ENERGY CONSUMPTION.; ENERGY ESTIMATION; ENERGY SAVINGS; IN ORDER; MAPPING APPLICATIONS; NETWORK TRAFFICS; NETWORKS ON CHIP (NOCS); SYSTEMS DESIGN;

EMBEDDED SYSTEMS;

EID: 33750090483     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/SBCCI.2005.4286856     Document Type: Conference Paper

References (16)

1. A. Iyer and D. Marculescu. Power and performance evaluation of globally asynchronous locally synchronous processors. 29th Annual International Symposium on Computer Architecture (ISCA), pp. 158-168, May 2002.
2. W. Dally and B. Towles. Route packets, not wires: on-chip interconnection networks. Design Automation Conference (DAC), pp. 684-689, June 2001.
3. S. Kumar et al. A network on chip architecture and design methodology. IEEE Computer Society Annual Symposium on VLSI (ISVLSI), pp. 105-112, April 2002.
4. J. Hu and R. Marculescu. Energy-aware mapping for tile-based NoC architectures under performance constraints. Asia and South Pacific-Design Automation Conference (ASPDAC), pp. 233-239, Jan 2003.
5. S. Murali and G. De Micheli. Bandwidth-constrained mapping of cores onto NoC architectures. Design, Automation and Test in Europe Conference and Exhibition (DATE), pp. 896-901, February 2004.
6. C. Marcon, A. Borin, A. Susin, L. Carro and F. Wagner. Time and Energy Efficient Mapping of Embedded Applications onto NoCs. Asia and South Pacific-Design Automation Conference (ASP-DAC), January 2005.
7. T. Ye; L. Benini and G. De Micheli. Analysis of power consumption on switch fabrics in network routers. Design Automation Conference (DAC), pp.524-529, June 2002.
8. C. Marcon; N. Calazans, F. Moraes; A. Susin L. Reis and F. Hessel. Exploring NoC Mapping Strategies: An Energy and Timing Aware Technique. Design, Automation and Test in Europe (DATE), pp. 502-507, March 2005.
9. T. Ye; L. Benini and G. De Micheli. Packetization and routing analysis of on-chip multiprocessor networks. Journal of Systems Architecture (JSA), vol. 50, issues 2-3, pp. 81-104, February 2004.
10. H. Wang; L. Peh; S. Malik. A Technology-aware and Energy-oriented Topology Exploration for On-chip Networks. Design, Automation and Test in Europe (DATE), pp. 1238-1243, March 2005.
11. N. Eisley; L. Peh. High-Level Power Analysis of On-Chip Networks. International Conference on Compilers, Architecture and Synthesis for Embedded Systems (CASES), September 2004.
12. F. Moraes, N. Calazans, A. Mello, L. Möller and L. Ost. HERMES: an infrastructure for low area overhead packetswitching networks on chip. The VLSI Journal Integration (VJI), vol. 38, issue 1, pp. 69-93, October 2004.
13. E. Van der Toi and E. Jaspers. Mapping of MPEG-4 Decoding on a Flexible Architecture Platform. SPIE Conference on Visualization and Data Analysis, pp. 1-13, January 2002.
14. M. Quinn. Parallel Computing- Theory and Practice, McGraw-Hill, New-York, 1994.
15. R. Burden and J. D. Faires. Study Guide for Numerical Analysis, McGraw-Hill, New-York, 2001.
16. R. Dick, D. Rhodes and W. Wolf. TGFF: task graphs for free. International Workshop on Hardware / Software CoDesign (CODES/CASHE), pp.97-101, March 1998.