Force-directed methods for generic placement

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Volumn 25, Issue 10, 2006, Pages 2076-2087

  Kennings, Andrew ^b   Vorwerk, Kristofer P ^a,b  

^a IEEE

^b UNIVERSITY OF WATERLOO   (Canada)

Author keywords

Design automation; Force directed placement; Integrated circuit layout; Quadratic placement

Indexed keywords

AUTOMATION; DATABASE SYSTEMS; INTEGRATED CIRCUIT LAYOUT; METRIC SYSTEM; PROBLEM SOLVING; QUADRATIC PROGRAMMING;

DESIGN AUTOMATION; FORCE-DIRECTED PLACEMENT (FDP); QUADRATIC PLACEMENT;

COMPUTATIONAL METHODS;

EID: 33748320975     PISSN: 02780070     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCAD.2005.862748     Document Type: Article

References (31)

1. W. Swartz and C. Sechen, "Timing driven placement for large standard cell circuits," in Proc. Design Automation Conf., San Jose, CA, 1995, pp. 211-215.
2. M. Wang, X. Yang, and M. Sarrafzadeh, "Dragon2000: Standard-cell placement tool for large industry circuits," in Proc. Int. Conf. Computer-Aided Design, San Jose, CA, Nov. 2000, pp. 260-263.
3. A. E. Caldwell, A. B. Kahng, and I. L. Markov, "Can recursive bisection alone produce routable placements?" in Proc. Design Automation Conf., Los Angeles, CA, Jun. 2000, pp. 477-482.
4. A. Khatkhate, C. Li, A. R. Agnihotri, M. C. Yildiz, S. Ono, C.-K. Koh, and P. H. Madden, "Recursive bisection based mixed block placement," in Proc. ISPD, Phoenix, AZ, Apr. 2004, pp. 84-89.
5. S. N. Adya, S. Chaturvedi, J. A. Roy, D. A. Papa, and I. L. Markov, "Unification of partitioning, placement and floorplanning," in Proc. Int. Conf. Computer-Aided Design, San Jose, CA, Nov. 2004, pp. 550-557.
6. J. M. Kleinhans, G. Sigl, F. M. Johannes, and K. J. Antreich, "GORDIAN: VLSI placement by quadratic programming and slicing optimization," IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst., vol. 10, no. 3, pp. 356-365, Mar. 1991.
7. G. Sigl, K. Doll, and F. M. Johannes, "Analytical placement: A linear or a quadratic objective function?" in Proc. Design Automation Conf., San Francisco, CA, Jun. 1991, pp. 427-432.
8. J. Vygen, "Algorithms for large-scale flat placement," in Proc. Design Automation Conf., Anaheim, CA, Jun. 1997, pp. 746-751.
9. A. B. Kahng and Q. Wang, "Implementation and extensibility of an analytic placer," in Proc. ISPD, Phoenix, AZ, Apr. 2004, pp. 18-25.
10. H. Eisenmann and F. M. Johannes, "Generic global placement and floorplanning," in Proc. Design Automation Conf., San Francisco, CA, Jun. 1998, pp. 269-274.
11. K. Vorwerk, A. Kennings, and A. Vannelli, "Engineering details of a stable force-directed placer," in Proc. Int. Conf. Computer-Aided Design, San Jose, CA, Nov. 2004, pp. 573-580.
12. H. Etawil, S. Areibi, and A. Vannelli, "Attractor-repeller approach for global placement," in Proc. Int. Conf. Computer-Aided Design, San Jose, CA, Nov. 1999, pp. 20-24.
13. B. Hu and M. Marek-Sadowska, "FAR: Fixed-points addition and relaxation based placement," in Proc. ISPD, Del Mar, CA, 2002, pp. 161-166.
14. N. Viswanathan and C. C.-N. Chu, "Fastplace: Efficient analytical placement using cell shifting, iterative local refinement and a hybrid net model," in Proc. ISPD, Phoenix, AZ, Apr. 2004, pp. 26-33.
15. F. Mo, A. Tabbara, and R. K. Brayton, "A timing-driven macro-cell placement algorithm," in Proc. Int. Conf. Computer Design, Austin, TX, Sep. 2001, pp. 322-327.
16. C. Mulpuri and S. Hauck, "Runtime and quality tradeoffs in FPGA placement and routing," in Proc. FPGA, Monterey, CA, Feb. 2001, pp. 29-36.
17. B. Goplen and S. S. Sapatnekar, "Efficient thermal placement of standard cells in 3D ICs using a force directed approach," in Proc. Int. Conf. Computer-Aided Design, San Jose, CA, Nov. 2003, pp. 86-89.
18. J. Barnes and P. Hut, "A hierarchical O (n log n) force calculation algorithm," Nature, vol. 324, no. 4, pp. 446-149, Dec. 1986.
19. S.-W. Hur, T. Cao, K. Rajagopal, Y. Parasuram, A. Chowdhary, V. Tiourin, and B. Halpin, "Force directed Mongrel with physical net constraints," in Proc. Design Automation Conf., Anaheim, CA, Jun. 2003, pp. 214-219.
20. M. H. Overmars and C.-K. Yap, "New upper bounds in Klee's measure problem," SIAM J. Comput., vol. 20, no. 6, pp. 1034-1045, Dec. 1991.
21. J. L. Bentley, "Algorithms for Klee's rectangle problems," Comput. Sci. Dept., Carnegie-Mellon Univ., Pittsburgh, Tech. Rep., 1977.
22. A. Kennings and I. L. Markov, "Analytical minimization of half-perimeter wirelength," in Proc. Asia South Pacific Design Automation Conf., Yokohama, Japan, Jan. 2000, pp. 179-184.
23. A. E. Caldwell, A. B. Kahng, and I. L. Markov, "Design and implementation of the Fiduccia-Mattheyses heuristic for VLSI netlist partitioning," in Proc. ALENEX, vol. 1619, Lecture Notes in Computer Science. Baltimore, MD, 1999, pp. 177-193.
24. A. Agnihotri, M. C. Yildiz, A. Khatkhate, A. Mathur, S. Ono, and P. H. Madden, "Fractional cut: Improved recursive bisection placement," in Proc. Int. Conf. Computer-Aided Design, San Jose, CA, Nov. 2003, pp. 307-310.
25. C.-C. Chang, J. Cong, and X. Yuan, "Multi-level placement for mixed-size IC designs," in Proc. Asia South Pacific Design Automation Conf., Kitakyushu, Japan, Jan. 2003, pp. 325-330.
26. G. Karypis, Multilevel Optimization and VLSI CAD. Boston, MA: Kluwer, 2003, ch. 3.
27. T. F. Chan, J. Cong, T. Kong, J. R. Shinnerl, and K. Sze, "An enhanced multilevel algorithm for circuit placement," in Proc. Int. Conf. Computer-Aided Design, San Jose, CA, Nov. 2003, pp. 299-306.
28. S. N. Adya and I. L. Markov. "ISPD02 mixed-size placement benchmarks," in GSRC Bookshelf. [Online]. Available: http://vlsicad.eecs. umich.edu/BK/ISPD02bench
29. _, "Fixed-outline floorplanning: Enabling hierarchical design," IEEE Trans. Very Large Scale Integr. Syst., vol. 11, no. 6, pp. 1120-1135, Dec. 2003.
30. K. P. Vorwerk and A. Kennings. (2004, Nov.). FDP source code. [Online]. Available: http://gibbon.uwaterloo.ca
31. S. N. Adya, S. Chaturvedi, and I. L. Markov. "ICCAD04 Mixed-Size Placement Benchmarks," in GSRC Bookshelf. [Online]. Available: http://vlsicad.eecs.umich.edu/BK/ICCAD04bench