메뉴 건너뛰기




Volumn 24, Issue 4, 2006, Pages 1869-1872

Process for 20 nm T gate on Al0.25Ga0.75As/In 0.2Ga0.8As/GaAs epilayer using two-step lithography and zigzag foot

Author keywords

[No Author keywords available]

Indexed keywords

ELECTRON BEAM LITHOGRAPHY; ELECTRON SCATTERING; GATES (TRANSISTOR); LITHOGRAPHY; LOW TEMPERATURE PHENOMENA; NANOSTRUCTURED MATERIALS; NANOTECHNOLOGY; POLYMETHYL METHACRYLATES; WSI CIRCUITS;

EID: 33746480334     PISSN: 10711023     EISSN: None     Source Type: Journal    
DOI: 10.1116/1.2218871     Document Type: Article
Times cited : (9)

References (15)


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.