Digital implementation of cellular sensor-computers

International Journal of Circuit Theory and Applications

Volumn 34, Issue 4, 2006, Pages 409-428

  Földesy, Péter ^a,b   Zarándy, Ákos ^a,b   Rekeczky, Csaba ^a,b,c   Roska, Tamás ^a,b  

^a INSTITUTE OF EXPERIMENTAL MEDICINE   (Hungary)

^b PÁZMÁNY PÉTER CATHOLIC UNIVERSITY   (Hungary)

^c Eutecus Inc   (United States)

Author keywords

CMOS sensor; CNN UM; Focal plane; Parallel processing; Sensor processor; SIMD

Indexed keywords

CIRCUIT THEORY; COMPUTER SCIENCE; DIGITAL TO ANALOG CONVERSION; SENSORS;

CMOS SENSORS; CNN-UM; FOCAL PLANES; PARALLEL PROCESSING; SENSOR-PROCESSORS; SIMD;

COMPUTER ARCHITECTURE;

EID: 33746371370     PISSN: 00989886     EISSN: 1097007X     Source Type: Journal    
DOI: 10.1002/cta.367     Document Type: Article

References (40)

1. Roska T, Chua LO. The CNN universal machine: an analogic array computer. IEEE Transactions on Circuits and Systems, Series Il 1993; 40:163-173.
2. Roska T. Computer-sensors: spatial-temporal computers for analog array signals, dynamically integrated with sensors. Journal of VLSI Signal Processing 1999; 23:221-237.
3. Espejo S, Carmona RA, Dominguez-Castro R, Rogriguez-Vazquez A. A CNN universal chip in CMOS technology. International Journal of Circuit Theory and Applications 1996; 24(1):94-109.
4. Liñán G, Espejo S, Domínguez-Castro R, Rodríguez-Vázquez A. ACE4k: an analog I/O 64 × 64 visual microprocessor chip with 7-bit analog accuracy. International Journal of Circuit Theory and Applications 2002; 30(2-3):89-116.
5. Domfnguez-Castro R, Rodríguez-Vázquez A, Espejo S, Carmona R. Four-quadrant one-transistor-synapse for high density CNN implementations. 7995 IEEE International Workshop on Cellular Neural Networks and their Applications (CNNA'98), London, U.K., April 1998.
6. Linan G. ACE16K: an advanced focal-plane analog programmable array processor. ESSCIRC 2001 Presentations 27th European Solid-State Circuits Conference, Villach, Austria, 18-20 September 2001.
7. Bi-i real-time Intelligent Cameras. Analogic-computers Ltd., Whitepaper. Available at http://www.analogic-computers.com/ProdServ/Bi-i
8. Dudek P, Hicks PJ. A general-purpose processor-per-pixel analog SIMD vision chip. IEEE Transactions on Circuits and Systems-I: Analog and Digital Signal Processing 2005; 520(1): 13-20.
9. Dudek P. Implementation of SIMD vision chip with 128 × 128 array of analogue processing elements. IEEE International Symposium on Circuits and Systems, ISCAS 2005, Kobe, May 2005; 5806-5809.
10. Rudack M, Niggemeyer D. Yield enhancement considerations for a single-chip multiprocessor system with embedded DRAM. International Symposium on Defect and Fault Tolerance in VLSI Systems, DFT '99, 1-3 November 1999; 31-39.
11. Foldesy P. Trends in design of massively parallel coprocessors implemented in digital ASICs. IEEE International Joint Conference on Neural Networks; Proceedings, vol. 4, 25-29 July 2004; 3131-3135.
12. Johansson R, Lindgren L, Melander J, Mller B. A multi-resolution 100 GOPS 4 Gpixels/s programmable CMOS image sensor for machine vision. IEEE Workshop on Charge Coupled Devices and Advanced Image Sensors, 2003.
13. Morris T, Fletcher E, Afghahi C, Issa S, Connolly K, Korta J-C. A column-based processing array for high-speed digital image processing. ARVLSI, 20th Anniversary Conference on Advanced Research in VLSI, pp 42, 1999.
14. Herbordt MC, Cravy JB, Sam R, Kidwai O, Lin C. A system for evaluating performance and cost of massively parallel array designs. Journal of Parallel and Distributed Computing 60(2):217-246.
15. Wanhammar L. DSP Integrated Circuits. Academic Press: New York, 1998.
16. Roska T, Zarándy Á. Proactive adaptive cellular sensory-computer architecture via extending the cnn universal machine, to be published on the ECCTD '03 European Conference on Circuit Theory and Design, Krakow, Poland, 1-4 September 2003.
17. Wagner R, Zarándy Á, Roska T. Adaptive perception with locally-adaptable sensor array. IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications 2004; 51(5):1014-1023.
18. Liu XQ, El Gamal A. Photocurrent estimation from multiple nondestructive samples in a CMOS image sensor. SPIE2001, Proceedings, January 2001; 4306-4310.
19. Hamamoto T, Aizawa K. A computational image sensor with adaptive pixel-based integration time. IEEE Journal of Solid State Circuits 2001; 36(4):580-585.
20. Grossberg MD, Nayar SK. High dynamic range from multiple images: which exposures to combine?. International Proceedings of ICCV Workshop on Color and Photometric Methods in Computer Vision (CPMCV), Nice, France, October 2003.
21. Nayar SK, Mitsunaga T. High dynamic range imaging: spatially varying pixel exposures. Proceedings of IEEE Conference on Computer Vision and Pattern Recognition, Hilton Head Island, South Carolina, June 2000.
22. Pixim Digital Pixel System. Pixim Inc., 2005.
23. Sinno D. Attentive management of configurable sensor systems. Ph.D. Thesis, Arizona State University, May 2000.
24. Kleinfelder S, Lim S, Liu X, Gamal AE. A 10000 frames/s CMOS digital pixel sensor. IEEE Journal of Solid-State Circuits 2001; 36(12):2049-2059.
25. El Gamal A. High dynamic range image sensors. Tutorial at International Solid-State Circuits Conference, February 2002. Available: http://www-isl. stanford.edu/~abbas/group/papers_and-pub/isscc02_tutorial.pdf
26. Zarandy A, Földesy P, Roska T. Per-pixel integration time controlled image sensor. European Conference on Circuit Theory and Design, ECCTD2005, Cork, Ireland, August 31-September 1, 2005, pp 146-149.
27. Tian H, Fowler B, Gamal AE. Analysis of temporal noise in CMOS photodiode active pixel sensor. IEEE Journal of Solid-State Circuits 2001; 36(1):92-101.
28. Bolotski, M. Abacus: a reconfigurable bit-parallel architecture for early vision. Ph.D. Thesis, Department of Electrical Engineering and Computer Science, Massachusetts Institute of Technology, 1996.
29. Ohta A, Isshiki T, Kunieda H. New FPGA architecture for bit-serial pipeline datapath. IEEE Symposium on FPGAs for Custom Computing Machines; Proceedings, 15-17 April 1998; 58-67.
30. Murray AF, Denyer PB. A CMOS design strategy for bit-serial signal processing. IEEE Journal of Solid-State Circuits 1985; 20(3):746-753.
31. Serra J. Image Analysis and Mathematical Morphology. Academic Press: New York, 1982.
32. Diamantaras KI, Zimmermann KH, Kung SY. Integrated fast implementation of mathematical morphology operations in image processing. IEEE International Symposium on Circuits and Systems 1990; 2(1-3): 1442-1445.
33. Gielen GGE, Dehaene W, Christie P, Draxelmayr D, Janssens E, Maex K, Vucurevich T. Analog and digital circuit design in 65 nm CMOS: end of the road?. Design, Automation and Test in Europe (DATE2005), March 7-11, Munich, Germany, 36-42.
34. Catrysse PB, Wandell BA. Optical efficiency of image sensor pixels. JOSA 2002; 19(8):1610-1620.
35. El Gamal A. Trends in CMOS image sensor technology and design. Electron Devices Meeting., IEDM '02; Digest. International 2002; 805-808.
36. Schneider B et al. Image sensors in TFA (thin film on ASIC) technology. Handbook on Computer Vision and Applications. Academic Press: Boston, MA, 1999.
37. Benthien S et al. Vertically integrated sensors for advanced imaging applications. IEEE Journal of Solid-State Circuits 2000; 35(7):939-946.
38. www.ti.com
39. Dudek P. Accuracy and efficiency of grey-level image filtering on VLSI cellular processor arrays. CNNA 2004, Budapest, July 2004; 123-128.
40. Liñán G. Design of low-power mixed-signal programmable vision Chips. Ph.D. Dissertation, University of Seville, Seville, Spain, September 2002.