A 10000 frames/s CMOS digital pixel sensor

IEEE Journal of Solid-State Circuits

Volumn 36, Issue 12, 2001, Pages 2049-2059

  Kleinfelder, Stuart ^a   Lim, Sukhwan ^b,c   Liu, Xinqiao ^b,c   El Gamal, Abbas ^b,c  

^a University of California at Irvine   (United States)

^b IEEE

^c Stanford University   (United States)

Author keywords

ADC; CMOS image sensor; Digital pixel sensor; High speed imaging; Image sensor; Memory

Indexed keywords

ANALOG TO DIGITAL CONVERSION; DATA STORAGE EQUIPMENT; IMAGE ENHANCEMENT; IMAGE SENSORS; MOTION COMPENSATION; MOTION ESTIMATION; QUANTUM EFFICIENCY; READOUT SYSTEMS; SPURIOUS SIGNAL NOISE; TRANSISTORS;

DIGITAL PIXEL SENSOR; IMAGE ACQUISITION; IMAGE STABILIZATION;

CMOS INTEGRATED CIRCUITS;

EID: 0035693590     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/4.972156     Document Type: Article

References (18)

1. A 256 × 256 CMOS differential passive pixel imager with FPN reduction techniques
2. A 200-mW 3.3-V CMOS color camera IC producing 352 × 288 24-b video at 30 frames/s
3. CMOS image sensors: Electronic camera-on-chip
4. 256 × 256 CMOS active pixel sensor camera-on-chip
5. Pixel level processing-Why, what and how?
6. High-speed imaging of the pulsed-field flashover of an alumina ceramic in vacuum
7. High-speed imaging with a tapped solid state sensor
8. A 640 × 512 CMOS image sensor with ultra wide dynamic range floating point pixel-level ADC
9. Photocurrent estimation from multiple non-destructive samples in a CMOS image sensor
10. Integrating image capture and processing-Beyond single chip digital camera
11. A Nyquist rate pixel level ADC for CMOS image sensors
12. Technology and device scaling considerations for CMOS imagers
13. A high-speed, 500 frames/s, 1024 × 1024 CMOS active pixel sensor
14. A CMOS image sensor for high-speed imaging
15. Repetitively pulsed plasma illumination source improvements
16. Active pixel sensors fabricated in a standard 0.18-μ CMOS technology
17. A 1 GHz fully pipelined 3.7 ns address time 8 k × 1024 embedded DRAM macro
18. A 20 Gb/s CMOS multi-channel transmitter and receiver chip set for ultra-high resolution digital display