A computationally efficient method based on commitment refinement maps for verifying pipelined machines

Proceedings - Third ACM and IEEE International Conference on Formal Methods and Models for Co-Design, MEMOCODE'05

Volumn 2005, Issue , 2005, Pages 188-197

  Manolios, Panagiotis ^a   Srinivasan, Sudarshan K ^b  

^a Georgia Institute of Technology   (United States)

^b GEORGIA INSTITUTE OF TECHNOLOGY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTATIONAL METHODS; MAPS; STANDARDIZATION; TESTING;

COMMITMENT REFINEMENT MAPS; PIPELINED MACHINE; VERIFICATION TIMES;

PIPELINE PROCESSING SYSTEMS;

EID: 33745132184     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/MEMCOD.2005.1487914     Document Type: Conference Paper

References (28)

1. M. D. Aagaard, B. Cook, N. A. Day, and R. B. Jones. A framework for microprocessor correctness statements. In Advanced Research Working Conference on Correct Hardware Design and Verification Methods (CHARME), volume 2144 of Lecture Notes in Computer Science, pages 433-448. Springer, 2001.
2. M. D. Aagaard, N. A. Day, and R. B. Jones. Synchronization-at-retirement for pipeline verification. In Formal Methods in Computer-Aided Design (FMCAD), volume 3312 of LNCS, pages 113-127. Springer-Verlag, November 2004.
3. M. Browne, E. M. Clarke, and O. Grumberg. Characterizing finite Kripke structures in propositional temporal logic. Theoretical Computer Science, 59, 1988.
4. R. E. Bryant, S. German, and M. N. Velev. Exploiting positive equality in a logic of equality with uninterpreted functions. In N. Halbwachs and D. Peled, editors, Computer-Aided Verification-CAV '99, volume 1633 of LNCS, pages 470-482. Springer-Verlag, 1999.
5. R. E. Bryant, S. K. Lahiri, and S. Seshia. Modeling and verifying systems using a logic of counter arithmetic with lambda expressions and uninterpreted functions. In E. Brinksma and K. Larsen, editors, Computer-Aided Verification - CAV 2002, volume 2404 of LNCS, pages 78-92. Springer-Verlag, 2002.
6. J. R. Burch and D. L. Dill. Automatic verification of pipelined microprocessor control. In Computer-Aided Verification (CAV '94), volume 818 of LNCS, pages 68-80. Springer-Verlag, 1994.
7. T. A. Henzinger, S. Qadeer, and S. K. Rajamani. Assume-guarantee refinement between different time scales. In N. Halbwachs and D. Peled, editors, Computer-Aided Verification - CAV '99, volume 1633 of LNCS, pages 208-221. Springer-Verlag, 1999.
8. R. Hosabettu, M. Srivas, and G. Gopalakrishnan. Proof of correctness of a processor with reorder buffer using the completion functions approach. In N. Halbwachs and D. Peled, editors, Computer-Aided Verification - CAV '99, volume 1633 of LNCS. Springer-Verlag, 1999.
9. M. Kaufmann, P. Manolios, and J. S. Moore. Computer-Aided Reasoning: An Approach. Kluwer Academic Publishers, July 2000.
10. M. Kaufmann and J. S. Moore. ACL2 homepage. See URL http://www.cs.utexas.edu/users/-moore/acl2.
11. S. Lahiri, S. Seshia, and R. Bryant. Modeling and verification of out-of-order microprocessors using UCLID. In Formal Methods in Computer-Aided Design (FMCAD'02), volume 2517 of LNCS, pages 142-159. Springer-Verlag, 2002.
12. P. Manolios. Correctness of pipelined machines. In W. A. Hunt, Jr. and S. D. Johnson, editors, Formal Methods in Computer-Aided Design-FMCAD 2000, volume 1954 of LNCS, pages 161-178. Springer-Verlag, 2000.
13. P. Manolios. Mechanical Verification of Reactive Systems. PhD thesis, University of Texas at Austin, August 2001. See URL http://www.cc.gatech.edu/~manolios/-publications.html.
14. P. Manolios. A compositional theory of refinement for branching time. In D. Geist and E. Tronci, editors, 12th IFIP WG 10.5 Advanced Research Working Conference, CHARME 2003, volume 2860 of LNCS, pages 304-318. Springer-Verlag, 2003.
15. P. Manolios and S. Srinivasan. Automatic verification of safety and liveness for XScale-like processor models using WEB-refinements. In Design Automation and Test in Europe, DATE'04, 2004.
16. P. Manolios and S. Srinivasan. Refinement maps for efficient verification of processor models. In Design Automation and Test in Europe, DATE'05, 2005. To appear.
17. K. L. McMillan. Verification of an implementation of Tomasulo's algorithm by compositional model checking. In A. J. Hu and M. Y. Vardi, editors, Computer Aided Verification (CAV '98), volume 1427 of LNCS, pages 110-121. Springer-Verlag, 1998.
18. R. Milner. Communication and Concurrency. Prentice-Hall, 1990.
19. P. Mishra and N. Dutt. Modeling and verification of pipelined embedded processors in the presence of hazards and exceptions. In IFIP WCC 2002 Stream 7 on Distributed and Parallel Embedded Systems (DIPES '02), 2002.
20. M. W. Moskewicz, C. F. Madigan, Y. Zhao, L. Zhang, and S. Malik. Chaff: Engineering an efficient SAT solver. Design Automation Conference (DAC'01), pages 530-535, 2001.
21. K. S. Namjoshi. A simple characterization of stuttering bisimulation. In 17th Conference on Foundations of Software Technology and Theoretical Computer Science, volume 1346 of LNCS, pages 284-296, 1997.
22. V. A. Patankar, A. Jain, and R. E. Bryant. Formal verification of an ARM processor. In Twelfth International Conference On VLSI Design, pages 282-287, 1999.
23. S. Ray and W. A. Hunt, Jr. Deductive verification of pipelined machines using first-order quantification. In Computer-Aided Verification, CAV04, volume 3114 of LNCS, pages 31-43. Springer-Verlag, 2004.
24. L. Ryan. Siege homepage. See URl http://www.cs.-sfu.ca/~loryan/personal.
25. J. Sawada. Formal Verification of an Advanced Pipelined Machine. PhD thesis, University of Texas at Austin, Dec. 1999. See URL http://www.cs.utexas.edu/-users/sawada/dissertation/.
26. J. Sawada. Verification of a simple pipelined machine model. In M. Kaufmann, P. Manolios, and J. S. Moore, editors, Computer-Aided Reasoning: ACL2 Case Studies, pages 137-150. Kluwer Academic Publishers, June 2000.
27. J. Sawada and W. A. Hunt, Jr. Processor verification with precise exceptions and speculative execution. In A. J. Hu and M. Y. Vardi, editors, Computer Aided Verification (CAV '98), volume 1427 of LNCS, pages 135-146. Springer-Verlag, 1998.
28. S. K. Srinivasan and M. N. Velev. Formal verification of an Intel XScale processor model with scoreboarding, specialized execution pipelines, and imprecise data-memory exceptions. In Formal Methods and Models for Codesign (MEMOCODE'03), pages 65-74, 2003.