Verification of an implementation of tomasulo's algorithm by compositional model checking

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 1427 LNCS, Issue , 1998, Pages 110-121

  McMillan, K L ^a  

^a CADENCE DESIGN SYSTEMS   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COMPOSITIONAL MODELS; FINITE-STATE; OUT OF ORDER; PROCESSING UNITS; PROOF SYSTEM; REFINEMENT MAPS; TOMASULO; COMPOSITIONAL MODELING; FINITE STATE METHODS; HIGHER-ORDER;

COMPUTER AIDED ANALYSIS; MODEL CHECKING; ALGORITHMS;

ALGORITHMS; MODEL CHECKING;

EID: 84863924303     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: None     Document Type: Conference Paper

References (17)

1. R. Alur and T. A. Henzinger. Reactive modules. In 11th annual IEEE symp. Logic in Computer Science (LWS '96), 1996.
2. M. Abadi and L. Lamport. Composing specifications. ACM Trans, on Prog. Lang, and Syst., 15(1):73-132, Jan. 1993.
3. M. Abadi and L. Lamport. Conjoining specifications. ACM Trans, on Prog. Lang, and Syst., 17(3):507-534, May. 1995.
4. 20 states and beyond. Information and Computation, 98(2):142-70, Jun. 1992.
5. J. R. Burch and D. L. Dill. Automatic verification of pipelined microprocessor control. In Computer-Aided Verification (CAV '94) Springer-Verlag, 1994.
6. W. Damm and A. Pnueli. Verifying out-of-order executions. In D. Probst, editor, CHARME '97. Chapman & Hall, 1997. To appear.
7. O. Grümberg and D. E. Long. Model checking and modular verification. ACM Trans. Programming Languages and Systems, 16(3):843-871, 1994.
8. C.N. Ip and D.L. Dill. Better verification through symmetry. Formal Methods in System Design, 9(1-2):41-75, Aug. 1996. (Pubitemid 126708456)
9. A. Jain, K. Nelson, and R. E. Bryant. Verifying nondeterministic implementations of deterministic systems. In Formal Methods in Computer-Aided Design (FMCAD '96), pages 109-25, 1996. (Pubitemid 126149752)
10. A. Kuehlmann, A. Srinivasan, and D. P. LaPotin. Verity - a formal verification program for custom CMOS circuits. IBM J. of Research and Development, 39(1-2):149-65, Jan.-Mar. 1995.
11. R. P. Kurshan. Computer-Aided Verification of Coordinating Processes. Princeton, 1994.
12. D. Leibholz and R. Razdan. The alpha 21264: a 500 mhz out-of-order execution microprocessor. In Digest of Papers, COMPCON Spring 97, pages 28-36, 1997.
13. K. L. McMillan. Symbolic Model Checking. Kluwer, 1993.
14. K. L. McMillan. A compositional rule for hardware design refinement. In Computer Aided Verification (CAV'97), pages 24-35, 1997. (Pubitemid 127088962)
15. S. Owicki and D. Gries. Verifying properties of parallel programs. Comm. ACM, 19(5):279-85, May 1976.
16. S. Owre, J. M. Rushby, N. Shankar, and M. K. Srivas. A tutorial on using PVS for hardware verification. In Theorem Provers in Circuit Design (TPCD '94), pages 258-79. Springer, 1994.
17. R. M. Tomasulo. An efficient algorithm for exploiting multiple arithmetic units. IBM J. of Research and Development', 11(1):25-33, Jan. 1967.