Reducing clock skew variability via crosslinks

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Volumn 25, Issue 6, 2006, Pages 1176-1182

  Rajaram, Anand ^a   Hu, Jiang ^b   Mahapatra, Rabi ^b  

^a TEXAS INSTRUMENTS   (United States)

^b TEXAS A AND M UNIVERSITY   (United States)

Author keywords

Clock; Skew; Variability; Very large scale integration (VLSI)

Indexed keywords

COMPUTATION THEORY; DELAY CIRCUITS; MONTE CARLO METHODS; TIMING CIRCUITS; VLSI CIRCUITS;

DELAY COMPUTATION; SKEW; SKEW ROUTING; VARIABILITY;

ELECTRIC CLOCKS;

EID: 33646729676     PISSN: 02780070     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCAD.2005.855928     Document Type: Article

References (21)

1. W.-C. D. Lam, C.-K. Koh, and C.-W. A. Tsao, "Power supply noise suppression via clock skew scheduling," in Proc. IEEE Int. Symp. Quality Electronic Design, San Jose, CA, 2002, pp. 355-360.
2. R.-S. Tsay, "Exact zero skew," in Proc. IEEE/ACM Int. Conf. Computer-Aided Design, Santa Clara, CA, 1991, pp. 336-339.
3. T.-H. Chao, Y.-C. Hsu, J.-M. Ho, K. D. Boese, and A. B. Kahng, "Zero skew clock routing with minimum wirelength," IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 39, no. 11, pp. 799-814, Nov. 1992.
4. J.P. Fishburn, "Clock skew optimization," IEEE Trans. Comput., vol. 39, no. 7, pp. 945-951, Jul. 1990.
5. J. Cong, A. B. Kahng, C.-K. Koh, and C.-W.A. Tsao, "Bounded-skew clock and Steiner routing," ACM Trans. Des. Automat. Electron. Syst., vol. 3, no. 3, pp. 341-388, Jul. 1998.
6. Y. Liu, S. R. Nassif, L. T. Pileggi, and A. J. Strojwas, "Impact of interconnect variations on the clock skew of a gigahertz microprocessor," in Proc. ACM/IEEE Design Automation Conf., Los Angeles, CA, 2000, pp. 168-171.
7. R. Saleh, S. Z. Hussain, S. Rochel, and D. Overhauser, "Clock skew verification in the presence of IR-drop in the power distribution network," IEEE Trans. Comput,-Aided Des. Integr. Circuits Syst., vol. 19, no. 6, pp. 635-644, Jun. 2000.
8. S. Pullela, N. Menezes, and L. T. Pillage, "Reliable non-zero skew clock trees using wire width optimization," in Proc. ACM/IEEE Design Automation Conf., Dallas, TX, 1993, pp. 165-170.
9. S. Lin and C. K. Wong, "Process-variation-tolerant clock skew minimization," in Proc. IEEE/ACM Int. Conf. Computer-Aided Design, Santa Clara, CA, 1994, pp. 284-288.
10. P. J. Restle, T. G. McNamara, D. A. Webber, P. J. Camporese, K. F. Eng, K. A. Jenkins, D. H. Allen, M. J. Rohn, M. P. Quaranta, D. W. Boerstler, C. J. Alpert, C. A. Carter, R. N. Bailey, J. G. Petrovick, B. L. Krauter, and B. D. McCredie, "A clock distribution network for microprocessors," IEEE J. Solid-State Circuits, vol. 36, no. 5, pp. 792-799, May 2001.
11. N. A. Kurd, J. S. Barkatullah, R. O. Dizon, T. D. Fletcher, and P. D. Madland, "A multigigahertz clocking scheme for the Pentium 4 micro-processor," IEEE J. Solid-State Circuits, vol. 36, no. 11, pp. 1647-1653, Nov. 2001.
12. H. Su and S. S. Sapatnekar, "Hybrid structured clock network construction," in Proc. IEEE/ACM Int. Conf. Computer-Aided Design, San Jose, CA, 2001, pp. 333-336.
13. M. Mori, H. Chen, B. Yao, and C.-K. Cheng, "A multilevel network approach for clock skew minimization with process variations," in Proc. Asia and South Pacific Design Automation Conf., Yokohama, Japan, 2004, pp. 263-268.
14. C.-W. A. Tsao and C.-K. Koh, "UST/DME: A clock tree router for general skew constraints," in Proc. IEEE/ACM Int. Conf. Computer-Aided Design, San Jose, CA, 2000, pp. 400-405.
15. R. Chaturvedi and J. Hu, "A simple yet effective merging scheme for prescribed-skew clock routing," in Proc. IEEE Int. Conf. Computer Design, San Jose, CA, 2003, pp. 282-287.
16. A. Rajaram, J. Hu, and R. Mahapatra, "Reducing clock skew variability via cross links," in Proc. ACM/IEEE Design Automation Conf., San Diego, CA, 2004, pp. 18-23.
17. K. D. Boese, A. B. Kahng, B. A. McCoy, and G. Robins, "Near-optimal critical sink routing tree constructions," IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst., vol. 14, no. 12, pp. 1417-1436, Dec. 1995.
18. T. Xue and E. S. Kuh, "Post routing performance optimization via multilink insertion and non-uniform wiresizing," in Proc. IEEE/ACM Int. Conf. Computer-Aided Design, San Jose, CA, 1995, pp. 575-580.
19. P. K. Chan and K. Karplus, "Computing signal delay in general AC networks by tree/link partitioning," IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst., vol. 9, no. 8, pp. 898-902, Aug. 1990.
20. C. H. Papadimitriou and K. Steiglitz, Combinatorial Optimization: Algorithms and Complexity. Mineola, NY: Dover, 1998.
21. W. Dai and H. Ji, "Timing analysis taking into account interconnect process variation," in Proc. IEEE Int. Workshop Statistical Methodology, Kyoto, Japan, 2001, pp. 51-53.