Resource-driven optimizations for transient-fault detecting superscalar microarchitectures

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 3740 LNCS, Issue , 2005, Pages 200-214

  Hu, Jie S ^a   Link, G M ^b   John, Johnsy K ^a   Wang, Shuai ^a   Ziavras, Sotirios G ^a  

^a NEW JERSEY INSTITUTE OF TECHNOLOGY   (United States)

^b PENNSYLVANIA STATE UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ALPHA PARTICLES; ERROR DETECTION; NEUTRONS; TECHNOLOGICAL FORECASTING; TRANSISTORS;

FLOATING-POINT UNIT SHARING (FUS); PRIORITIZING PRIMARY INSTRUCTIONS (PRI); RESOURCE-DRIVEN OPTIMIZATIONS; SUPERSCALAR MICROARCHITECTURES; TRANSIENT-FAULT DETECTION;

MICROPROCESSOR CHIPS;

EID: 33646499628     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/11572961_17     Document Type: Conference Paper

References (20)

1. Hp nonstop himalaya. http://nonstop.compaq.com/.
2. T. Austin. Diva: A reliable substrate for deep submicron microarchitecture design. In Proc. the 32nd Annual IEEE/ACM International Symposium on Microarchitecture, pages 196-207, November 1999.
3. D. Burger and T. M. Austin. The simplescalar tool set, version 2.0. Technical Report 1342, Computer Sciences Department, University of Wisconsin, 1997.
4. M. Gomaa, C. Scarbrough, T. Vijaykumar, and I. Pomeranz. Transient-fault recovery for chip multiprocessors. In Proc. the International Symposium on Computer Architecture, pages 98-109, June 2003.
5. G. Hinton, D. Sager, M. Upton, D. Boggs, D. C. n, A. Kyker, and P. Roussel. The microarchitecture of the pentium 4 processor. Intel Technical Journal, Q1 2001 Issue, Feb. 2001.
6. A. Mendelson and N. Suri. Designing high-performance and reliable superscalar architectures: The out of order reliable superscalar (o3rs) approach. In Proc. of the International Conference on Dependable Systems and Networks, June 2000.
7. S. S. Mukherjee, M. Kontz, and S. K. Reinhardt. Detailed design and evaluation of redundant multithreading alternatives. In Proc. the 29th Annual International Symposium on Computer Architecture, pages 99-110, May 2002.
8. M. Namjoo and E. McCluskey. Watchdog processors and detection of malfunctions at the system level. Technical Report 81-17, CRC, December 1981.
9. A. Parashar, S. Gurumurthi, and A. Sivasubramaniam. A complexity-effective approach to alu bandwidth enhancement for instruction-level temporal redundancy. In Proc. the 31st Annual International Symposium on Computer Architecture, June 2004.
10. J. Ray, J. Hoe, and B. Falsafi. Dual use of superscalar datapath for transient-fault detection and recovery. In Proc. the 34th Annual IEEE/ACM International Symposium on Microarchitecture, pages 214-224, December 2001.
11. S. Reinhardt and S.Mukherjee. Transient fault detection via simultaneous multithreading. In Proc. the 27th Annual International Symposium on Computer Architecture, pages 25-36, June 2000.
12. E. Rotenberg. Ar-smt: A microarchitectural approach to fault tolerance in microprocessors. In Proc. the International Symposium on Fault-Tolerant Computing, pages 84-91, June 1999.
13. S. S. Sastry, S. Palacharla, and J. E. Smith. Exploiting idle floating point resources for integer execution. In Proc. ACM SIGPLAN 1998 Conf. Programming Language Design and Implementation, pages 118-129, June 1998.
14. T. Sherwood, E. Perelman, G. Hamerly, and B. Calder. Automatically characterizing large scale program behavior. In the 10th International Conference on Architectural Support for Programming Languages and Operating Systems, October 2002.
15. P. Shivakumar et al. Modeling the effect of technology trends on the soft error rate of combinational logic. In Proc. International Conference on Dependable Systems and Networks, pages 389-398, June 2002.
16. T. J. Slegel et al. IBM's S/390 G5 microprocessor design. IEEE Micro, 19(2):12-23, March/April 1999.
17. J. Smolens, J. Kim, J. C. Hoe, and B. Falsafi. Efficient resource sharing in concurrent error detecting superscalar microarchitecture. In ACM/IEEE International Symposium on Microarchitecture (MICRO), December 2004.
18. K. Sundaramoorthy, Z. Purser, and E. Rotenburg. Slipstream processors: Improving both performance and fault tolerance. In Proc. the 9th International Conference on Architectural Support for Programming Languages and Operating systems, pages 257-268, 2000.
19. T. Vijaykumar, I. Pomeranz, and K. Cheng. Transient-fault recovery via simultaneous multithreading. In Proc. the 29th Annual International Symposium on Computer Architecture, pages 87-98, May 2002.
20. J. F. Ziegler et al. IBM experiments in soft fails in computer electronics (1978 -1994). IBM Journal of Research and Development, 40(1):3-18, January 1996.