Cancellation of crosstalk-induced jitter

IEEE Journal of Solid-State Circuits

Volumn 41, Issue 3, 2006, Pages 621-631

  Buckwalter, James F ^a,b   Hajimiri, Ali ^a,b,c,d  

^a IEEE   (United States)

^b CALIFORNIA INSTITUTE OF TECHNOLOGY   (United States)

^c Microelectronics Laboratory

^d Axiom Microdevices Inc   (United States)

Author keywords

Bounded uncorrelated jitter; Deterministic jitter; Equalization; High speed serial link; Jitter

Indexed keywords

BOUNDED-UNCORRELATED JITTER; DETERMINISTIC JITTER; EQUALIZATION; HIGH-SPEED SERIAL LINK;

BIT ERROR RATE; CROSSTALK; MAGNETIC COUPLINGS; MATHEMATICAL MODELS; MOSFET DEVICES; TELECOMMUNICATION LINKS;

JITTER;

EID: 33644642940     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2005.864113     Document Type: Article

References (25)

1. R. Kollipara et al., "Design, modeling, and characterization of high-speed backplane interconnects," presented at the DesignCon 2003, [Online.] Available: http://www.rambus.com/news/technical_docs/ designcon2003_paper.pdf.
2. V. Stojanovic and M. Horowitz, "Model and analysis of high-speed serial links," in Proc. IEEE Conf. Custom Integrated Circuits, Sep. 2003, pp. 589-594.
3. J. Stonick et al., "An adaptive PAM-4 5-Gb/s backplane transceiver in 0.25 um CMOS," IEEE J. Solid-State Circuits, vol. 38, no. 3, pp. 436-443, Mar. 2003.
4. V. Stojanovic et al., "Autonomous dual-mode (PAM2/4) serial link transceiver with adaptive equalization and data recovery," IEEE J. Solid-State Circuits, vol. 40, no. 4, pp. 1012-1026, Apr. 2005.
5. J. Proakis, Digital Communications. New York: McGraw-Hill, 2001.
6. W. Dally and J. Poulton, Digital Systems Engineering. Cambridge, U.K.: Cambridge Univ. Press, 1998.
7. A. Deutsch, "Electrical characteristics of interconnections for high-performance systems," Proc. IEEE, vol. 86, no. 2, pp. 315-357, Feb. 1998.
8. J. Zerbe et al., "A 2 Gb/s/pin 4-PAM parallel bus interface with transmit crosstalk cancellation, equalization, and integrating receivers," in IEEE Int. Solid-State. Circuits Conf. Dig. Tech. Papers, Feb. 2001, pp. 66-67.
9. C. Pelard et al., "Realization of multigigabit channel equalization and crosstalk cancellation integrated circuits," IEEE J. Solid-State Circuits, vol. 39, no. 10, pp. 1659-1669, Oct. 2004.
10. Y. Hur et al., "Equalization and near-end crosstalk (NEXT) noise cancellation for 20 Gb/s 4-PAM backplane serial I/O interconnects," IEEE T. Microwave Theory Tech., vol. 53, no. 1, pp. 246-255, Jan. 2005.
11. R. Ho, K. Mai, and M. Horowitz, "The future of wires," Proc. IEEE, vol. 89, no. 4, pp. 490-504, Apr. 2001.
12. J. Buckwalter, B. Analui, and A. Hajimiri, "Data-dependent jitter and crosstalk-induced bounded uncorrelated jitter in copper interconnects," in IEEE Int. Microwave Symp. Dig., Jun. 2004, pp. 1627-1630.
13. "Fiber Channel - Methodologies for jitter and signal quality specification (MJSQ)," Int. Committee for Information Technology Standardization (INCITS), Tech. Rep. Rev. 10.0, Mar. 10, 2003.
14. A. Kuo et al., "Jitter models and measurement methods," in Proc. IEEE Int. Test Conf., 2004, pp. 1295-1302.
15. M. Li and J. Wilstrup, "Paradigm shift for jitter and noise in design and test >Gb/s communication systems," in Proc. IEEE Int. Conf. Computer Design, Oct. 2003, pp. 467-472.
16. J. Buckwalter and A. Hajimiri, "Crosstalk-induced jitter equalization," in Proc. IEEE Custom Integrated Circuits Conf., Sep. 2005, pp. 402-405.
17. D. Pozar, Microwave Engineering. Reading, MA: Addison-Wesley, 1990.
18. S. J. Orfinidas. Electromagnetic waves and antennas. [Online]. Available: http://www.ece.rutgers.edu/~orfanidi/ewa/
19. Y.-S. Sohn et al., "Empirical equations for electrical parameters of coupled microstrip lines with one side exposed to air," Election. Lett., vol. 35, no. 11, pp. 906-907.
20. _, "Empirical equations for electrical parameters of coupled microstrip lines for crosstalk estimation in printed circuit boards," IEEE Trans. Adv. Packag., vol. 24, no. 4, pp. 521-527, Nov. 2001.
21. R. Farjad-Rad, C.-K. K. Yang, and M. A. Horowitz, "A 03 μm CMOS 8-Gb/s 4-PAM serial link transceiver," IEEE J. Solid-State Circuits, vol. 35, no. 5, pp. 757-764, May 2000.
22. B. Razavi, Design of Analog CMOS Integrated Circuits. New York: McGraw-Hill, 2001.
23. T. Lee, The Design of CMOS Radio-Frequency Integrated Circuits. Cambridge, U.K.: Cambridge Univ. Press, 1998.
24. J. Maneatis, "Low-jitter process-independent DLL and PLL based on self-biased techniques," IEEE J. Solid-State Circuits, vol. 31, no. 11, pp. 1723-1732, Nov. 1996.
25. J. Buckwalter, "Deterministic jitter in broadband communication," Ph.D. dissertation, California Inst. Technol., Pasadena, 2006.