Adaptive MTCMOS for dynamic leakage and frequency control using variable footer strength

Proceedings - IEEE International SOC Conference

Volumn , Issue , 2005, Pages 147-150

  Deogun, Harmender Singh ^a   Rao, Rahul ^b   Sylvester, Dennis ^a   Nowka, Kevin ^c  

^a University of Michigan   (United States)

^b IBM T J WATSON RESEARCH CENTER   (United States)

^c IBM   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

FREQUENCY CONTROL; VARIABLE-GATE VOLTAGE MTCMOS; WORST-CASE DELAY PENALTY;

INTEGRATED CIRCUIT LAYOUT; LEAKAGE CURRENTS;

CMOS INTEGRATED CIRCUITS;

EID: 30844463472     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (11)

1. S. R. Nassif. "Modeling and Analysis of Manufacturing Variations," Proc. CICC, pp 223-228, 2001.
2. R. Rao, et al. "Parametric Yield Analysis and Constrained-Based Supply Voltage Optimization," Proc. ISQED, 2005.
3. A. Chaudhry and M. J. Kumar. "Controlling Short-Channel Effects in Deep-Submicron SOI MOSFETS for Improved Reliability: A Review," IEEE Trans. Device and Materials Reliability, pp 99-109, Vol. 4, No. 1, 2004.
4. Y. Cao, et al. "Design Sensitivities to Variability: Extrapolations and Assessments in Nanometer VLSI," Proc. ASIC/SOC, pp 411-415, 2002.
5. S. Borkar. "Design Challenges of Technology Scaling," IEEE Micro, Vol. 19, No. 4, pp 23-29, 1999.
6. International Technology Roadmap for Semiconductors (ITRS), http://public.itrs.net
7. A. Srivastava, M. R. Bai, D. Sylvester, D. Blaauw. "Modeling and Analysis of Leakage Power Considering Within-Die Process Variations," Proc. ISLPED, pp 64-67, 2002.
8. S. Borkar, et al. "Parameter Variations and Impact on Circuits and Microarchitecture," Proc. DAC, pp 338-342, 2003.
9. R. Rao, A. Devgan, D. Blaauw, D. Sylvester. "Parametric Yield Estimation Considering Leakage Variability," Proc. DAC, pp 442-447, 2004.
10. S. Mutoh, et al. "A 1-V Power Supply High-Speed Digital Circuit Technology with Multi-Threshold Voltage CMOS," IEEE Journal of Solid-State Circuits, Vol. 30, No. 8, 1995.
11. J. Tschanz, et al. "Adaptive Body Bias for Reducing Impacts of Die-to-Die and Within-Die Parameter Variations on Microprocessor Frequency and Leakage," IEEE Journal of Solid-State Circuits, Vol. 37, No. 11, 2002.