-
1
-
-
4444311842
-
Reducing clock skew variability via cross links
-
San Diego, CA, June
-
A. Rajaram, J. Hu, and R. Mahapatra. "Reducing clock skew variability via cross links," in Proceedings of the ACM/IEEE DAC, San Diego, CA, June 2004, pages 18-23.
-
(2004)
Proceedings of the ACM/IEEE DAC
, pp. 18-23
-
-
Rajaram, A.1
Hu, J.2
Mahapatra, R.3
-
2
-
-
0034833288
-
Modeling and analysis of manufacturing variations
-
San Diego, CA, May
-
S. R. Nassif, "Modeling and analysis of manufacturing variations," in Proceedings of the IEEE CICC, San Diego, CA, May 2001, pp. 223-228.
-
(2001)
Proceedings of the IEEE CICC
, pp. 223-228
-
-
Nassif, S.R.1
-
3
-
-
0033689265
-
Clock skew verification in the presence of IR-drop in the power distribution network
-
June
-
R. Saleh, S. Z. Hussain, S. Rochel, and D. Overhuser, "Clock skew verification in the presence of IR-drop in the power distribution network, " in IEEE Transactions on CAD, vol.19, no.6, pp.635-644, June 2000.
-
(2000)
IEEE Transactions on CAD
, vol.19
, Issue.6
, pp. 635-644
-
-
Saleh, R.1
Hussain, S.Z.2
Rochel, S.3
Overhuser, D.4
-
4
-
-
0037776791
-
Power supply noise suppression via clock skew scheduling
-
San Jose, CA, March
-
W.-C. D. Lam, C.-K. Koh, and C.-W. A. Tsao, "Power supply noise suppression via clock skew scheduling," in Proceedings of the IEEE ISQED, San Jose, CA, March 2002, pp. 355-360.
-
(2002)
Proceedings of the IEEE ISQED
, pp. 355-360
-
-
Lam, W.-C.D.1
Koh, C.-K.2
Tsao, C.-W.A.3
-
5
-
-
0038040186
-
Process variation aware clock tree routing
-
Monterey, CA, April
-
B. Lu, J. Hu, G. Ellis, H. Su, "Process variation aware clock tree routing," in Proceedings of the ISPD, Monterey, CA, April 2003, pp. 174-181.
-
(2003)
Proceedings of the ISPD
, pp. 174-181
-
-
Lu, B.1
Hu, J.2
Ellis, G.3
Su, H.4
-
6
-
-
0028709999
-
Optimal buffered clock tree synthesis
-
Austin, TX, Sept.
-
J. Chung and C.K. Cheng, "Optimal Buffered Clock Tree Synthesis," in IEEE ASIC conference, Austin, TX, Sept. 1994, pp. 130-133.
-
(1994)
IEEE ASIC Conference
, pp. 130-133
-
-
Chung, J.1
Cheng, C.K.2
-
7
-
-
0027226618
-
Reliable non-zero skew clock trees using wire width optimization
-
Dallas, TX, June
-
S. Pullela, N. Menezes, and L. T. Pillage, "Reliable non-zero skew clock trees using wire width optimization," in Proceedings of the ACM/IEEE DAC, Dallas, TX, June 1993, pp. 165-170.
-
(1993)
Proceedings of the ACM/IEEE DAC
, pp. 165-170
-
-
Pullela, S.1
Menezes, N.2
Pillage, L.T.3
-
8
-
-
0028728374
-
Process-variation-tolerant clock skew minimization
-
San Jose, CA, November
-
S. Lin and C. K. Wong, "Process-variation-tolerant clock skew minimization," in Proceedings of the IEEE/ACM ICCAD, San Jose, CA, November 1994, pp. 284-288.
-
(1994)
Proceedings of the IEEE/ACM ICCAD
, pp. 284-288
-
-
Lin, S.1
Wong, C.K.2
-
9
-
-
0035505541
-
A multigigahertz clocking scheme for the Pentium 4 microprocessor
-
November
-
N. A. Kurd, J. S. Barkatullah, R. O. Dizon, T. D. Fletcher, and P. D. Madland, "A multigigahertz clocking scheme for the Pentium 4 microprocessor," in IEEE Journal of SSC, vol.36, no.11, pp. 1647-1653, November 2001.
-
(2001)
IEEE Journal of SSC
, vol.36
, Issue.11
, pp. 1647-1653
-
-
Kurd, N.A.1
Barkatullah, J.S.2
Dizon, R.O.3
Fletcher, T.D.4
Madland, P.D.5
-
10
-
-
0029719540
-
Sizing of clock distribution networks for high performance CPU chips
-
Las Vegas, NV, June
-
M. P. Desai, R. Cvijetic, and J. Jenaen, "Sizing of clock distribution networks for high performance CPU chips," in Proceedings of the ACM/IEEE DAC, Las Vegas, NV, June 1996, pp. 389-394.
-
(1996)
Proceedings of the ACM/IEEE DAC
, pp. 389-394
-
-
Desai, M.P.1
Cvijetic, R.2
Jenaen, J.3
-
11
-
-
0035334849
-
A clock distribution network for microprocessors
-
May
-
P. J. Restle, T. G. McNamara, D. A. Webber, P. J. Camporese, K. F. Eng, K. A. Jenkins, D. H. Allen, M. J. Rohn, M. P. Quaranta, D. W. Boerstler. C. J. Alpert, C. A. Carter, R. N. Bailey, J. G. Petrovick, B. L. Krauter, and B. D. McCredie, "A clock distribution network for microprocessors," IEEE Journal of SSC, vol.36, no.5, pp. 792-799, May 2001.
-
(2001)
IEEE Journal of SSC
, vol.36
, Issue.5
, pp. 792-799
-
-
Restle, P.J.1
McNamara, T.G.2
Webber, D.A.3
Camporese, P.J.4
Eng, K.F.5
Jenkins, K.A.6
Allen, D.H.7
Rohn, M.J.8
Quaranta, M.P.9
Boerstler, D.W.10
Alpert, C.J.11
Carter, C.A.12
Bailey, R.N.13
Petrovick, J.G.14
Krauter, B.L.15
McCredie, B.D.16
-
12
-
-
0035215162
-
Hybrid structured clock network construction
-
San Jose, CA, November
-
H. Su and S. S. Sapatnekar, "Hybrid structured clock network construction," In Proceedings of the IEEE/ACM ICCAD, San Jose, CA, November 2001, pp. 333-336.
-
(2001)
Proceedings of the IEEE/ACM ICCAD
, pp. 333-336
-
-
Su, H.1
Sapatnekar, S.S.2
-
13
-
-
2442489992
-
A multilevel network approach for clock skew minimization with process variations
-
Yokohama, Japan, January
-
M. Mori, H. Chen, B. Yao and C.-K. Cheng, "A multilevel network approach for clock skew minimization with process variations," in Proceeding of the Conference on ASP-DAC, Yokohama, Japan, January 2004, pp. 263-268.
-
(2004)
Proceeding of the Conference on ASP-DAC
, pp. 263-268
-
-
Mori, M.1
Chen, H.2
Yao, B.3
Cheng, C.-K.4
-
14
-
-
0029520879
-
Near-optimal critical sink routing tree constructions
-
December
-
K. D. Boese, A. B. Kahng, B. A. McCoy, and G. Robins, "Near-optimal critical sink routing tree constructions," in IEEE Transactions an CAD, vol.14, no.12, pp. 1417-1430, December 1995.
-
(1995)
IEEE Transactions An CAD
, vol.14
, Issue.12
, pp. 1417-1430
-
-
Boese, K.D.1
Kahng, A.B.2
McCoy, B.A.3
Robins, G.4
-
15
-
-
0025470204
-
Computing signal delay in general RC networks by tree/link partitioning
-
August
-
P. K. Chan and K. Karplus, "Computing signal delay in general RC networks by tree/link partitioning," in IEEE Transactions on CAD, vol.9, no.8, pp. 898-902, August 1990.
-
(1990)
IEEE Transactions on CAD
, vol.9
, Issue.8
, pp. 898-902
-
-
Chan, P.K.1
Karplus, K.2
-
16
-
-
0029487133
-
Post routing performance optimization via multi-link insertion and non-uniform wiresizing
-
San Jose, CA, November
-
T. Xue and E. S. Kuh. "Post routing performance optimization via multi-link insertion and non-uniform wiresizing," in Proceedings of the IEEE/ACM ICCAD, San Jose, CA, November 1995, pp. 575-580.
-
(1995)
Proceedings of the IEEE/ACM ICCAD
, pp. 575-580
-
-
Xue, T.1
Kuh, E.S.2
-
17
-
-
0034478055
-
UST/DME: A clock tree router for general skew constraints
-
San Jose, CA, November
-
C.-W. A. Tsao and C.-K. Koh, "UST/DME: a clock tree router for general skew constraints," in Proceedings of the IEEE/ACM ICCAD, San Jose, CA, November 2000, pp. 400-405.
-
(2000)
Proceedings of the IEEE/ACM ICCAD
, pp. 400-405
-
-
Tsao, C.-W.A.1
Koh, C.-K.2
-
18
-
-
0026946698
-
Zero skew clock routing with minimum wirelength
-
November
-
T.-H. Chao, Y.-C. Hsu, J.-M. Ho, K. D. Boese, and A. B. Kahng. "Zero skew clock routing with minimum wirelength," in IEEE Transactions on CS-ADSP, vol.39, no.11, pp.799-814. November 1992.
-
(1992)
IEEE Transactions on CS-ADSP
, vol.39
, Issue.11
, pp. 799-814
-
-
Chao, T.-H.1
Hsu, Y.-C.2
Ho, J.-M.3
Boese, K.D.4
Kahng, A.B.5
-
19
-
-
0002483203
-
Exact zero skew
-
Santa Clara, CA, November
-
R.-S. Tsay, "Exact zero skew," in Proceedings of the IEEE/ACM ICCAD, Santa Clara, CA, November 1991, pp. 336-339.
-
(1991)
Proceedings of the IEEE/ACM ICCAD
, pp. 336-339
-
-
Tsay, R.-S.1
-
20
-
-
22644449767
-
Bounded-skew clock and Steiner routing
-
July
-
J. Cong, A. B. Kahng, C.-K. Koh, and C.-W. A. Tsao, "Bounded-skew clock and Steiner routing," In ACM Transactions on DAES, 3(3):341-388, July 1998.
-
(1998)
ACM Transactions on DAES
, vol.3
, Issue.3
, pp. 341-388
-
-
Cong, J.1
Kahng, A.B.2
Koh, C.-K.3
Tsao, C.-W.A.4
-
21
-
-
84861292090
-
-
http://vlsicad.ucsd.edu/GSRC/bookshelf/Slots/BST/
-
-
-
|