Power variability and its impact on design

Proceedings of the IEEE International Conference on VLSI Design

Volumn , Issue , 2005, Pages 679-682

  Devgan, Anirudh ^a   Nassif, Sani ^a  

^a IBM AUSTIN RESEARCH LABORATORY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

HANDHELD DEVICES; POWER VARIABILITY; SERVER MICROPROCESSORS;

ELECTRIC POWER UTILIZATION; HAND HELD COMPUTERS; LEAKAGE CURRENTS; MICROPROCESSOR CHIPS; SERVERS;

INTEGRATED CIRCUIT LAYOUT;

EID: 27944473949     PISSN: 10639667     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICVD.2005.141     Document Type: Conference Paper

References (18)

1. S. Borkar. Design challenges of technology scaling. IEEE Micro, July 1999.
2. S. Borkar, T. Karnik, S. Narendra, J. Tshanz, A. Keshavarzi, and V. De. Parameter variations and impact on circuits and microarchitecture. DAC, 2003.
3. W. L. Briggs. A Multigrid Tutorial. SIAM, 1987.
4. H. Chen and D. Ling. Power supply noise analysis methodology for deep-submicron vlsi chip design. In Proceedings of DAC, 1997.
5. Y. K. Cheng, C. C. Teng, A. Dharchoudhury, E. Rosenbaum, and S. M. Kang. A chip-level electrothermal simulator for temperature profile estimation of cmos vlsi chips. In International Symposium on Circuits and Systems, 1996.
6. A. Dharchoudhury, R. Panda, D. Blaauw, and R. Vaidyanathan. Design and analysis of power distribution networks in powerpc microprocessors. In Proceedings of DAC, 1998.
7. F. P. Incropera and D. P. Dewitt. Fundamentals of Heat and Mass Transfer. John Wiley & Sons, 2001.
8. J. Kozhaya, S. Nassif, and F. Najm. A multi-grid like technique for power grid analysis. IEEE Transactions on CAD, October 2002.
9. R. Kumar and C. P. Ravikumar. Leakage power estimation for deep submicron circuits in an asic design environment. In International Conference on VLSI Design, 2002.
10. S. Mukhopadhay and K. Roy. Modeling and estimation of total leakage current in nano-scaled cmos devices considering the effect of parameter variations. ISLPED, 2003.
11. S. Narenda and et al. Full-chip sub-threshold leakage power prediction model for sub-0.18 μm cmos. In Proceedings of ISLPED 2002, 2002.
12. S. Narendra, D. Blaauw, A. Devgan, and F. Najm. Leakage trends, estimation and avoidance. Tutorial ICCAD, 2003.
13. J. Parry, H. Rosten, and G. B. Kronmann. The development of component-level thermal compact models of a C4/CBGA interconnect technology: The Motorola PowerPC 603 and PowerPC 604 RISC microprocessors. IEEE Trans. Components, Packaging, and Manufacturing Technology, March 1998.
14. R. Rao, A. Devgan, D. Blauuw, and D. Sylvester. Parameter yield estimation considering leakage variability. DAC, 2004.
15. A. Srivastava, R. Bai, D. Blaauw, and D. Sylvester. Modeling and analysis of leakage power considering within-die process variations. Proceedings of ISPLED, 2002.
16. G. Steele, D. Overhauser, S. Rochel, and S. Z. Hussain. Full-chip verification methods for dsm power distribution systems. In Proceedings of DAC, 1998.
17. H. Su, F. Liu, A. Devgan, E. Acar, and S. Nassif. Full chip leakage estimation considering power supply and temperature variations. ISLPED, 2003.
18. T.-Y. Wang and C. C.-P. Chen. Thermal-adi: A linear-time chip level dynamic thermal simulation algorithm based on alternating-direction-implicit (adi) method. In International Symposium on Physical Design, 2001.