Closing the power gap between ASIC and custom: An ASIC perspective

Proceedings - Design Automation Conference

Volumn , Issue , 2005, Pages 275-280

  Chinnery, D G ^a   Keutzer, K ^a  

^a UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

ASIC; Comparison; Custom; Energy; Power; Standard cell

Indexed keywords

CMOS INTEGRATED CIRCUITS; ENERGY UTILIZATION; POWER CONTROL;

COMPARISON; CUSTOM; ENERGY; POWER; STANDARD CELL;

APPLICATION SPECIFIC INTEGRATED CIRCUITS;

EID: 27944462668     PISSN: 0738100X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/dac.2005.193816     Document Type: Conference Paper

References (33)

1. ARM, ARM Processor Cores. http://www.armdevzone.com/open.nsf/htmlall/ A944EB65693A4E B180256A440051457A/$File/ARM+cores+111-1.pdf
2. A. Bhavnagarwala, et al., "A Minimum Total Power Methodology for Projecting Limits on CMOS GSI," IEEE Trans. VLSI Systems, vol. 8, no. 3, June 2000, pp. 235-251.
3. T. Burd, et al., "A Dynamic Voltage Scaled Microprocessor System," in Proc. Int. Solid-State Circuits Conf, vol. 35, no. 11, 2000, pp. 1571-80.
4. T. Callaway, and E. Swartzlander, "Optimizing Arithmetic Elements for Signal Processing," IEEE VLSI Signal Processing Workshop, 1992, pp. 91-100.
5. D. Chinnery, and K. Keutzer, Closing the Gap Between ASIC & Custom, Kluwer, 2002.
6. L. Clark, et al., "An Embedded 32-b Microprocessor Core for Low-Power and High-Performance Applications," J. Solid-State Circuits, vol. 36, no. 11, Nov. 2001, pp. 1599-1608.
7. M. Cote, and P. Hurat, "Faster and Lower Power Cell-Based Designs with Transistor-Level Cell Sizing," chapter 9 in Closing the Gap Between ASIC & Custom, Kluwer, 2002.
8. CPU Scorecard, Intel CPU Roster and AMD CPU Roster. http://www. cpuscorecard.com/cpuprices/
9. L. Fanucci, and S. Saponara, "Data driven VLSI computation for low power DCT-based video coding," in Proc. Int. Conf. Electronics, Circuits and Systems, vol.2, 2002, pp. 541-4.
10. S. Furber, ARM System-on-Chip Architecture. 2nd Ed. Addison-Wesley, 2000.
11. J. Ganswijk, Chip Directory: ARM Processor family. http://www.xs4all.nl/ ~ganswijk/chipdir/fam/arm/
12. J. Gong, et al., "Simultaneous buffer and wire sizing for performance and power optimization," in Proc. Int. Symp. on Low Power Electronics and Design, 1996, pp. 271-6.
13. A. Harstein, and T. Puzak, "Optimum Power/Performance Pipeline Depth," in Proc. Int. Symp. on Microarchitecture, 2003, pp. 117-126.
14. Intel, Intel XScale Microarchitecture: Benchmarks. http://developer. intel.com/design/intelxscale/benchmarks.htm
15. M. Levy, "Samsung Twists ARM Past 1GHz," Microprocessor Report, Oct. 16, 2002.
16. J. Montanaro, et al., "A 160MHz, 32-b, 0.5W, CMOS RISC Microprocessor," J. Solid-State Circuits, vol. 31, no. 11, 1996, pp. 1703-14.
17. B. Moyer, "Low-Power Design for Embedded Processors," Proc. IEEE, vol. 89, no. 11, Nov. 2001, 1576-1587.
18. S. Narendra, et al., "Comparative Performance, Leakage Power and Switching Power of Circuits in 150 nm PD-SOI and Bulk Technologies Including Impact of SOI History Effect," Int. Symp. on VISI Circuits, 2001, pp. 217-8.
19. S. Nassif, "Delay Variability. Sources, Impact and Trends," in Proc. Int. Solid-State Circuits Conf., 2000.
20. D. Pradhan, et al., "Gate-Level Synthesis for Low-Power Using New Transformations," in Proc. Int. Symp. on Low Power Electronics and Design, 1996, pp. 297-300.
21. R. Puri et al., "Pushing ASIC Performance in a Power Envelope," in Proc. Design Automation Conf., 2003, pp. 788-793.
22. J. Quinn, Processor98: A Study of the MPU, CPU and DSP Markets, Micrologic Research, 1998
23. P. Simonen, et al., "Comparison of bulk and SOI CMOS Technologies in a DSP Processor Circuit Implementation," in Proc. Int. Conf. Microelectronics, 2001.
24. D. Singh, et al., "Power Conscious CAD Tools and Methodologies: a Perspective," Proc. IEEE, vol. 83, no. 4, April 1995, pp. 570-94.
25. S. Sirichotiyakul, et al., "Stand-by Power Minimization through Simultaneous Threshold Voltage Selection and Circuit Sizing," in Proc. Design Automation Conf, 1999, pp. 436-41.
26. D. Sylvester, and K. Keutzer, "Getting to the Bottom of Deep Submicron," in Proc. Int. Conf. on Computer-Aided Design, 1998, pp. 203-11.
27. Synopsys, Design Compiler User Guide, 2003.
28. M. Takahashi, et al., "A 60-mW MPEG4 Video Codec Using Clustered Voltage Scaling with Variable Supply-Voltage Scheme," J. Solid-State Circuits, vol. 33, no. 11, 1998, pp. 1772-1780.
29. K. Usami, and M. Igarishi, "Low-Power Design Methodology and Applications Utilizing Dual Supply Voltages," in Proc. ASP Design Automation Conf, 2000, pp. 123-8.
30. H. Veendrick, "Short-circuit dissipation of static CMOS circuitry and its impact on the design of buffer circuits," J. Solid-State Circuits, vol. SC-19, August 1984, pp. 468-73.
31. Virtual Silicon, http://www.virtual-silicon.com/
32. T. Xanthopoulos, and A. Chandrakasan, "A Low-Power DCT Core Using Adaptive Bitwidth and Arithmetic Activity Exploiting Signal Correlations and Quantization," J. Solid-State Circuits, vol. 35, no. 5, May 2000, pp. 740-50.
33. T. Xanthopolous, and A. Chandrakasan, "A Low-Power IDCT Macrocell for MPEG-2 MP@ML Exploiting Data Distribution Properties for Minimal Activity," J. Solid-State Circuits, vol. 34, May 1999, pp. 693-703.