A low-power IDCT macrocell for MPEG-2 MP@ML exploiting data distribution properties for minimal activity

IEEE Journal of Solid-State Circuits

Volumn 34, Issue 5, 1999, Pages 693-703

  Xanthopoulos, Thucydides ^a,b   Chandrakasan, Anantha P ^a,b  

^a IEEE   (United States)

^b MASSACHUSETTS INSTITUTE OF TECHNOLOGY   (United States)

Author keywords

Data dependent computation; Inverse discrete cosine transform (IDCT); Low power

Indexed keywords

ALGORITHMS; COSINE TRANSFORMS; NETWORK PROTOCOLS;

INVERSE DISCRETE COSINE TRANSFORM (IDCT); VERILOG-BASED POWER TOOL;

IMAGE COMPRESSION;

EID: 0032614261     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/4.760381     Document Type: Article

References (21)

1. A. Peleg, S. Wilkie, and U. Weiser, "Intel MMX for multimedia PC's," Commun. ACM, vol. 40, no. 1, pp. 24-38, Jan. 1997.
2. Intel Corp. (1999). Mobile Pentium processor with MMX™ technology on .25 micron. [Online]. Available: http://developer. intel.com/design/mobile/datashts/243468.htm.
3. M. Matsui, H. Hara, K. Seta, Y. Uetani, L. Kim, T. Nagamatsu, T. Shimazawa, S. Mita, G. Otomo, T. Oto, Y. Watanabe, F. Sano, A. Chiba, K. Matsuda, and T. Sakurai, "200 MHz video compression macrocells using low-swing differential logic," in Proc. IEEE Int. Solid-State Circuits Conf., Feb. 1994, pp. 76-77.
4. A. K. Bhattacharya and S. S. Haider, "A VLSI implementation of the inverse discrete cosine transform," Int. J. Pattern Recognit. Artificial Intell., vol. 9, no. 2, pp. 303-314, 1995.
5. T. Kuroda, T. Fujita, T. Nagamatu, S. Yoshioka, F. Sano, M. Norishima, M. Murota, M. Kako, M. Kinugawa, M. Kakumu, and T. Sakurai, "A 0.9 V, 150-MHz, 10-mW, 4 mm2, 2-D discrete cosine transform core processor with variable-threshold-volt age (VT) scheme," IEEE J. Solid-State Circuits, vol. 31, pp. 1770-1777, Nov. 1996.
6. A. Chandrakasan, C. Sheng, and R. Brodersen, "Low-power CMOS digital design," IEEE J. Solid-Sate Circuits, vol. 27, pp. 473-484, Apr. 1992.
7. A. Chandrakasan, A. Burstein, and R. Brodersen, "A low-power chipset for a portable multimedia I/0 terminal," IEEE J. Solid-State Circuits, vol. 29, pp. 1415-1428, Dec. 1994.
8. N. Ahmed, T. Natarajan, and K. Rao, "Discrete cosine transform," IEEE Trans. Comput., vol. C-23, pp. 90-93, Jan. 1974.
9. W. H. Chen, C. H. Smith, and S. Fralick, "A fast computational algorithm for the discrete cosine transform," IEEE Trans. Commun., vol. COM-25, pp. 1004-1009, Sept. 1977.
10. E. Feig and S. Winograd, "Fast algorithms for the discrete cosine transform," IEEE Trans. Signal Processing, vol. 40, pp. 2174-2193, Sept. 1992.
11. M. T. Sun, T. C. Chen, and A. M. Gottlieb, "VLSI implementation of a 16 x 16 discrete cosine transform," IEEE Trans. Circuits Syst., vol. 36, pp. 610-617, Apr. 1989.
12. S. Uramoto, Y. Inoue, A. Takabatake, J. Takeda, Y. Yamashita, H. Terane, and M. Yoshimoto, "A 100 MHz 2-D discrete cosine transform core processor," IEEE J. Solid-Sate Circuits, vol. 36, pp. 492-499, Apr. 1992.
13. R. Reininger and J. Gibson, "Distributions of the two-dimensional DCT coefficients for images," IEEE Trans. Commun., vol. COM-31, pp. 835-839, June 1983.
14. S. Smoot and L. Rowe, "Study of DCT coefficient distributions," in Proc. SPIE, Jan. 1996, vol. 2657, pp. 403-411.
15. A. Netravali and B. Haskell, Digital Pictures: Representation, Compression and Standards, 2nd ed. New York: Plenum, 1995.
16. F. Muller, "Distribution shape of two-dimensional DCT coefficients of natural images," Electron. Lett., vol. 29, no. 22, pp. 1935-1936, Oct. 1993.
17. M. Kendall and A. Stuart, The Advanced Theory of Statistics. London, U.K.: Charles Griffin, 1967.
18. H. Lee, Y. Kim, A. Rowberg, and E. Riskin, "Statistical distributions of DCT coefficients and their application to an interframe compression algorithm for 3-d medical images," IEEE Trans. Med. Imag., vol. 12, pp. 478-485, Sept. 1993.
19. L. McMillan and L. A. Westover, "A forward-mapping realization of the inverse discrete cosine transform," in Proceedings of the Data Compression Conference (DCC'92). Piscataway, NJ: IEEE Computer Society Press, 1992, pp. 219-228.
20. N. Weste and K. Eshraghian, Principles of CMOS VLSI Design, 2nd ed. Reading, MA: Addison-Wesley, 1993.
21. T. Xanthopoulos, Y. Yaoi, and A. Chandrakasan, "Architectural exploration using Verilog-based power estimation: A case study of the IDCT," in Proc. 34th Design Automation Conf. (DAC'97), June 1997, pp. 415-420.