Engineering over-clocking: Reliability-performance trade-offs for high-performance register files

Proceedings of the International Conference on Dependable Systems and Networks

Volumn , Issue , 2005, Pages 770-779

  Memik, Gokhan ^a   Chowdhury, Masud H ^b   Mallik, Arindam ^a   Ismail, Yehea I ^a  

^a Northwestern University   (United States)

^b University of Illinois   (United States)

Author keywords

Adaptive Systems; Fault Tolerant Computing; Reliability

Indexed keywords

ENGINEERING OVER-LOCKING; REGISTER FILES; RELIABILITY-PERFORMANCE TRADE-OFFS; SUPERSCALAR PROCESSORS;

COMPUTATIONAL METHODS; COMPUTER ARCHITECTURE; COMPUTER SIMULATION; ERROR CORRECTION; ERROR DETECTION; MATHEMATICAL MODELS; PROBABILITY; RELIABILITY THEORY; ROBUSTNESS (CONTROL SYSTEMS);

MICROPROCESSOR CHIPS;

EID: 27544478318     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DSN.2005.43     Document Type: Conference Paper

References (28)

1. Borch, E., et al. Loose Loops Sink Chips. in International Conference on High Performance Computer Architecture (HPCA-02). Feb. 2002. Boston, MA.
2. Bose, P. Ensuring dependable processor performance: an experience report on pre-silicon performance validation, in Intl Conference on Dependable Systems and Networks, July 2000.
3. Bower Fred., et al. Tolerating Hard Faults in Microprocessor Array Structures. in International Conference on Dependable Systems and Networks (DSN). June, 2004. Florance, Italy.
4. Burger, D. and T. Austin, The SimpleScalar Tool Set, Version 2.0. 1997, Univ. of Wisconsin-Madison, Comp. Sci. Dept.
5. Ernst, D., et al. Razor: A Low-Power Pipeline Based on Circuit-Level Timing Speculation. in International Symposium on Microarchitecture. Dec. 2003.
6. Hamming, R.W., Error detecting and correcting codes. Bell Sys. Tech. Journal, 1950. 29: p. 147-160.
7. Hartstein, A. and T.R. Puzak. Optimum Pipeline Depth for a Microprocessor. in International Symposium on Computer Architecture. May 2002. Anchorage / AK.
8. Hinton, G., et al., The microarchitecture of the Pentium 4 processor. 2001.
9. Joseph, R., D. Brooks, and M. Martonosi. Control Techniques to Eliminate Voltage Emergencies in High Performance Processors. in International Symposium on High Performance Computer Architecture. Feb. 2003.
10. Kessler, R., The Alpha 21264 Microprocessor. IEEE Micro, Mar/Apr 1999. 19(2).
11. Mallik, A. and G. Memik. A Case for Clumsy Packet Processors, in International Symposium on Microarchitecture. Dec. 2004. Portland, OR.
12. Mukherjee, S.S., M. Kontz, and S.K. Reinhardt. Detailed Design and Evaluation of Redundant Multithreading Alternatives. in International Symposium on Computer Architecture (ISCA). May 2002.
13. Nakka N., et al. An Architectural Framework for Providing Reliability and Security Support. in International Conf. on Dependable Systems and Networks (DSN). June 2004. Florence, Italy.
14. Paschalis, A., et al. Deterministic Software-Based Self-Testing of Embedded Processor Core. in Design Automation and Test in Europe (DATE). March 2001.
15. Phelan, R., Addressing Soft Errors in ARM Core-based SoC. Dec. 2003, ARM Ltd.
16. Powell, M. and T.N. Vijaykumar. Exploiting resonant behavior to reduce inductive noise, in 31st Annual International Symposium on Computer Architecture (ISCA). June 2004. Munich, Germany.
17. Prager, K., et al. A fault tolerant signal processing computer. in International Conference on Dependable Systems and Networks (DSN). June 2000.
18. Ray, J., J. Hoe, and B. Falsafi. Dual Use of Superscalar Datapath for Transient-Fault Detection and Recovery, in International Symposium on Microarchitecture (MICRO). Dec. 2001.
19. Reinhardt, S.K. and S.S. Mukherjee. Transient Fault Detection via Simultaneous Multithreading. in International Symposium on Computer Architecture (ISCA). June 2000.
20. Reinhardt, S.K. and S.S. Mukherjee. Transient Fault Detection via Simultaneous Multithreading. in 27th Annual International Symposium on Computer Architecture. June 2000.
21. Sato, T. and I. Arita. Tolerating Transient Faults through an Instruction Reissue Mechanism. in International Conference on Parallel and Distributed Computing Systems (PDCS). Aug. 2001.
22. Sherwood, T., E. Perelman, and B. Calder. Basic Block Distribution Analysis to Find Periodic Behavior and Simulation Points in Applications. in International Conference on Parallel Architectures and Compilation Techniques (PACT 2001). Sep. 2001. Barcelona, Spain.
23. Shivakumar, P., et al. Modeling the Effect of Technology Trends on the Soft Error Rate of Combinational Logic. in International Conference on Dependable Systems and Networks (DSN). June 2002.
24. Skadron, K., M. Stan, and T. Abdelzaher. Control-theoretic techniques and thermal-RC modeling for accurate and localized dynamic thermal management. in International Symposium on High-Performance Computer Architecture. Feb. 2002.
25. Tremblay, M. and Y. Tamir. Support for Fault Tolerance in VLSI Processors. in International Symposium on Circuits and Systems. May 1989. Portland, Oregon.
26. Turmon, M., R. Granat, and D. Katz. Software-implemented fault detection for high-performance space applications. in International Conference on Dependable Systems and Networks (DSN). June 2000.
27. Vijaykumar, T.N., I. Pomeranz, and K. Cheng. Transient-Fault Recovery via Simultaneous Multithreading. in International Symposium on Computer Architecture (ISCA). May 2002.
28. Zhang W., G.S., Kandemir M., Sivasubramaniam A. ICR: In-Cache Replication for Enhancing Data Cache Reliability. in Dependable Computing and Communication Symposium (DSN-03). 2003.