A case for clumsy packet processors

Proceedings of the Annual International Symposium on Microarchitecture, MICRO

Volumn , Issue , 2004, Pages 147-156

  Mallik, Arindam ^a   Memik, Gokhan ^a  

^a Northwestern University   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CLOCK FREQUENCY; ENERGY-DELAY-FALLABILITY PRODUCTS; SUB-MICRON EFFECTS; USER EXPECTATIONS;

COMPUTER HARDWARE; COMPUTER SIMULATION; COMPUTER SOFTWARE; MICROPROCESSOR CHIPS; OPTIMIZATION; PROBABILITY; ROBUSTNESS (CONTROL SYSTEMS);

COMPUTER SYSTEMS;

EID: 21644487989     PISSN: 10724451     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (28)

1. Anghel, L.a.M.N. Cost Reduction and Evaluation of a Temporary Faults Detecting Technique, in Design Automation and Test in Europe (DATE). March 2000.
2. Annavaram, M., J.M. Patel, and E.S. Davidson. Data prefetching by dependence graph precomputation. in 28th Annual International Symposium on Computer Architecture. 2001. Göteborg, Sweden.
3. Austin, T. DIVA: A Reliable Substrate for Deep Submicron Microarchitecture Design, in International Symposium on Microarchitecture. Nov. 1999.
4. Baker, F., Requirements for IP version 4 routers. 1812., June 1995.
5. Bose, P. Ensuring dependable processor performance: an experience report on pre-silicon performance validation. in International Conference on Dependable Systems and Networks (DSN). July 2000.
6. Braun, F., J. Lockwood, and M. Waldvogel. Reconfigurable router modules using network protocol wrappers, in International Conference on Field-Programmable Logic and Applications. Aug. 2001. Belfast / N. Ireland.
7. Burger, D. and T. Austin, SimpleScalar Tool Set, Version 2.0. June 1997, University of Wisconsin.
8. Gomaa, M., et al. Transient-Fault Recovery for Chip Multiprocessors. in International Symposium on Computer Architecture. June 2003. San Diego, CA.
9. HP, Nonstop computing, http://nonstop.compaq.com.
10. Iyer, R.K. Experimental Evaluation, in 25th Int. Symp. on Fault-Tolerant Computing (FTCS-25). 1995. Pasadena, CA.
11. Krishna, C.M. and L.-H. Lee. Voltage-clock-scaling adaptive scheduling techniques for low power in hard real-time Systems. in Real Time Technology and Applications Symp. May 2000.
12. Li, L. Soft error and energy consumption interactions: a data cache perspective. in ACM/IEEE International Symposium on Low Power Electronics and Design. 2004.
13. Memik, G., W.H. Mangione-Smith, and W. Hu. NetBench: A Benchmarking Suite for Network Processors. in International Conference on Computer-Aided Design (ICCAD). Nov. 2001. San Jose / CA.
14. Montanaro J., et al., A 160-MHz, 32-b, 0.5-W CMOS RISC microprocessor. IEEE Journal of Solid-State Circuits, 1996. 31(11): p. 1703-14.
15. Mukherjee S.S., M. Kontz, and S.K. Reinhardt. Detailed Design and Evaluation of Redundant Multithreading Alternatives. in International Symposium on Computer Architecture (ISCA). May 2002.
16. Mukherjee, S.S., C.T. Weaver, J. Emer, S.K. Reinhardt, and T. Austin. A Systematic Methodology to Compute the Architectural Vulnerability Factors for a High-Performance Microprocessor. in International Symposium on Microarchitecture. Dec. 2003.
17. Phelan, R., Addressing Soft Errors in ARM Core-based SoC. Dec. 2003, ARM Ltd.
18. Project, T.F., FreeBSD Operating System.
19. Rashid, F., K. K. Saluja, and P. Ramanathan. Fault tolerance through re-execution in multiscalar architecture, in International Conference on Dependable Systems and Networks (DSN). June 2000.
20. Reinhardt, S.K. and S.S. Mukherjee. Transient Fault Detection via Simultaneous Multithreading. in 27th Annual International Symposium on Computer Architecture. June 2000.
21. Rivest, R., The MD5 Message-Digest Algorithm. Apr. 1992.
22. Security, I.R.D., RSA Security Downloads.
23. Shivakumar, P., et al. Modeling the Effect of Technology Trends on the Soft Error Rate of Combinational Logic. (DSN). June 2002.
24. Shreedhar, G.V. Efficient Fair Queuing using Deficit Round Robin. in SIGCOMM'95. Aug/Sep 1995. Camridge / MA.
25. Srinivasan, G.R., Modeling the Cosmic-Ray-Induced Soft-Error Rate in Integrated Circuits: An Overview. IBM Journal of Research and Development, Jan. 1996. 40(1): p. p. 77-89.
26. Srinivasan, J.R., Modeling the Cosmic-Ray-Induced Soft-Error Rate in Integrated Circuits: An Overview. IBM Journal of Research and Development, Jan. 1996. 40(1): p. p. 77-89.
27. Turmon, M., R. Granat, and D. Katz. Software-implemented fault detection for high-performance space applications. in International Conference on Dependable Systems and Networks (DSN). June 2000.
28. Wilton, S. and N. Jouppi, An enhanced access and cycle time model for on-chip caches. July 1995, Digital Western Research Laboratory, 93/5.