A general framework for prefetch scheduling in linked data structures and its application to multi-chain prefetching

ACM Transactions on Computer Systems

Volumn 22, Issue 2, 2004, Pages 214-280

  Choi, Seungryul ^a,d   Kohout, Nicholas ^b,e   Pamnani, Sumit ^c   Kim, Dongkeun ^a,f   Yeung, Donald ^a,f  

^a UNIVERSITY OF MARYLAND   (United States)

^b EVI Technology   (United States)

^c ADVANCED MICRO DEVICES   (United States)

^d University of Maryland   (United States)

^e EVI Technology   (United States)

^f UNIVERSITY OF MARYLAND   (United States)

Author keywords

Data prefetching; Memory parallelism; Pointer chasing code

Indexed keywords

DATA PREFETCHING; LINKED DATA STRUCTURES (LDS); MEMORY PARALLELISM; MULTIPLE INDEPENDENT POINTER CHAINS; POINTER-CHAISING CODE;

ALGORITHMS; BENCHMARKING; CACHE MEMORY; CODES (SYMBOLS); DATA COMPRESSION; MARKOV PROCESSES; OBJECT ORIENTED PROGRAMMING; PROBLEM SOLVING; PROGRAM COMPILERS; SCHEDULING; SPEECH RECOGNITION; TREES (MATHEMATICS);

DATA STRUCTURES;

EID: 2542441690     PISSN: 07342071     EISSN: None     Source Type: Journal    
DOI: 10.1145/986533.986536     Document Type: Article

References (39)

1. AL-SUKHNI, H., BRATT, I., AND CONNORS, D. A. 2003. Compiler-directed content-aware prefetching for dynamic data structures. In Proceedings of the 12th Annual International Conference on Parallel Architectures and Compilation Techniques (New Orleans, LA). IEEE Computer Society Press, Los Alamitos, CA.
2. BURGER, D. AND AUSTIN, T. M. 1997. The SimpleScalar tool set, version 2.0. Tech. rep. CS TR 1342, University of Wisconsin-Madison, Madison, WI.
3. CALLAHAN, D., KENNEDY, K., AND PORTERFIELD, A. 1991. Software prefetching. In Proceedings of the 4th International Conference on Architectural Support for Programming Languages and Operating Systems (Santa Clara, CA). ACM Press, New York, NY, 40-52.
4. CHARNEY, M. J. AND REEVES, A. P. 1995. Generalized correlation based hardware prefetching. Tech. rep. EE CEG 95-100.
5. CHEN, T.-F. 1995. An effective programmable prefetch engine for on-chip caches. In Proceedings of the 28th Annual Symposium on Microarchitecture (Ann Arbor, MI). IEEE Computer Society Press, Los Alamitos, CA, 237-242.
6. CHEN, T.-F. AND BAER, J.-L. 1995. Effective hardware-based data prefetching for high-performance processors. ACM Trans. Comput. 44, 5 (May), 609-623.
7. CHIUEH, T. 1994. Sunder: A programmable hardware prefetch architecture for numerical loops. In Proceedings of Supercomputing '94. ACM Press, New York, NY, 488-497.
8. COLLINS, J. D., TULLSEN, D. M., WANG, H., AND SEEN, J. P. 2001a. Dynamic speculative precomputation. In Proceedings of the 34th International Symposium on Microarchitecture (Austin, TX). IEEE Computer Society Press, Los Alamitos, CA.
9. COLLINS, J. D., WANG, H., TULLSEN, D. M., HUGHES, C., LEE, Y.-F., LAVERY, D., AND SHEN, J. P. 2001b. Speculative precomputation: Long-range prefetching of delinquent loads. In Proceedings of the 28th Annual International Symposium on Computer Architecture (Goteborg, Sweden). ACM Press, New York, NY.
10. Fu, J. W. C., PATEL, J. H., AND JANSSENS, B. L. 1992. Stride directed prefetching in scalar processors. In Proceedings of the 25th Annual International Symposium on Microarchitecture (Portland, OR). IEEE Computer Society Press, Los Alamitos, CA, 102-110.
11. GRAHAM, S. L., KESSLER, P. B., AND McKUSICK, M. K. 1982. gprof: A call graph execution profiler. In Proceedings of 1982 SIGPLAN Symposium on Compiler Construction. ACM Press, New York, NY, 120-126.
12. HALL, M., ANDEESON, J., AMARASINGHE, S., MURPHY, B., LIAO, S.-W., BUGNION, E., AND LAM, M. 1996. Maximizing multiprocessor performance with the SUIF compiler. IEEE Comp. 29, 12 (Dec.), 84-96.
13. JOSEPH, D. AND GRUNWALD, D. 1997. Prefetching using Markov predictors. In Proceedings of the 24th International Symposium on Computer Architecture (Denver, CO). ACM Press, New York, NY, 252-263.
14. JOUPPI, N. P. 1990. Improving direct-mapped cache performance by the addition of a small fully-associative cache and prefetch buffers. In Proceedings of the 17th Annual International Symposium on Computer Architecture (Seattle, WA). ACM Press, New York, NY, 364-373.
15. KARLSSON, M., DAHLGREN, F., AND STENSTROM, P. 2000. A prefetching technique for irregular accesses to linked data structures. In Proceedings of the 6th International Conference on High Performance Computer Architecture (Toulouse, France). ACM Press, New York, NY.
16. KIM, D. AND YEUNG, D. 2002. Design and evaluation of compiler algorithms for pre-execution. In Proceedings of the 10th International Conference on Architectural Support for Programming Languages and Operating Systems (San Jose, CA). ACM Press, New York, NY, 159-170.
17. KLAIBER, A. C. AND LEVY, H. M. 1991. An architecture for software-controlled data prefetching. In Proceedings of the 18th International Symposium on Computer Architecture (Toronto, Ont. Canada). ACM Press, New York, NY, 43-53.
18. KOHOUT, N., CHOI, S., KIM, D., AND YEUNG, D. 2001. Multi-chain prefetching: Effective exploitation of inter-chain memory parallelism for pointer-chasing codes. In Proceedings of the 10th Annual International Conference on Parallel Architectures and Compilation Techniques (Barcelona, Spain). IEEE Computer Society Press, Los Alamitos, CA, 268-279.
19. KROFT, D. 1981. Lockup-free instruction fetch/prefetch cache organization. In Proceedings of 8th International Symposium on Computer Architecture (Barcelona, Spain). ACM Press, New York, NY, 81-87.
20. LIAO, S. S. W., WANG, P. H., WANG, H., HOFLEHNER, G., LAVERY, D., AND SHEN, J. P. 2002. Post-pass binary adaptation for software-based speculative precomputation. In Proceedings of the ACM SIGPLAN Conference on Programming Language Design and Implementation (Berlin, Germany). ACM Press, New York, NY.
21. LUK, C.-K. 2001. Tolerating memory latency through software-controlled pre-execution in simultaneous multithreading processors. In Proceedings of the 28th Annual International Symposium on Computer Architecture (Goteborg, Sweden). ACM Press, New York, NY.
22. LUK, C.-K. AND MOWRY, T. C. 1996. Compiler-based prefetching for recursive data structures. In Proceedings of the Seventh International Conference on Architectural Support for Programming Languages and Operating Systems (Cambridge, MA). ACM Press, New York, NY, 222-233.
23. LYLE, J. R. AND WALLACE, D. R. 1997. Using the unravel program slicing tool to evaluate high integrity software. In Proceedings of 10th International Software Quality Week.
24. MEHROTRA, S. AND HARRISON, L. 1996. Examination of a memory access classification scheme for pointer-intensive and numeric programs. In Proceedings of the 10th ACM International Conference on Supercomputing (Philadelphia, PA). ACM Press, New York, NY.
25. MOSHOVOS, A., PNEVMATIKATOS, D. N., AND BANIASADI, A. 2001. Slice-processors: An implementation of operation-based prediction. In Proceedings of the International Conference on Supercomputing (Sorrento, Italy). ACM Press, New York, NY.
26. MOWRY, T. 1998. Tolerating latency in multiprocessors through compiler-inserted prefetching. ACM Trans. Comput. Syst. 16, 1 (Feb.), 55-92.
27. MOWRY, T. AND GUPTA, A. 1991. Tolerating latency through software-controlled prefetching in shared-memory multiprocessors. J. Parallel Distrib. Comput. 12, 2 (June), 87-106.
28. PAI, V. S. AND ADVE, S. 1999. Code transformations to improve memory parallelism. In Proceedings of the International Symposium on Microarchitecture (Haifa, Israel). IEEE Computer Society Press, Los Alamitos, CA.
29. PALACHARLA, S. AND KESSLER, R. E. 1994. Evaluating stream buffers as a secondary cache replacement. In Proceedings of the 21st Annual International Symposium on Computer Architecture (Chicago, IL). ACM Press, New York, NY, 24-33.
30. ROGERS, A., CARLISLE, M., REPPY, J., AND HENDREN, L. 1995. Supporting dynamic data structures on distributed memory machines. ACM Trans. Programm. Lang. Syst. 17, 2 (March), 233-263.
31. ROTH, A., MOSHOVOS, A., AND SOHI, G. S. 1998. Dependence based prefetching for linked data structures. In Proceedings of the Eigth International Conference on Architectural Support for Programming Languages and Operating Systems (San Jose, CA). ACM Press, New York, NY.
32. ROTH, A. AND SOHI, G. S. 1999. Effective jump-pointer prefetching for linked data structures. In Proceedings of the 26th International Symposium on Computer Architecture (Atlanta, GA). ACM Press, New York, NY.
33. ROTH, A. AND SOHI, G. S. 2001. Speculative data-driven multithreading. In Proceedings of the 7th International Conference on High Performance Computer Architecture (Nuevo Leone, Mexico). ACM Press, New York, NY, 191-202.
34. SHERWOOD, T., SAIR, S., AND CALDER, B. 2000. Predictor-directed stream buffers. In Proceedings of the 33rd International Symposium on Microarchitecture (Monterey, CA). IEEE Computer Society Press, Los Alamitos, CA.
35. STOUTCHININ, A., AMAHAL, J. N., GAO, G. R., DEHNERT, J. C., JAIN, S., AND DOUILLET, A. 2001. Speculative pointer prefetching of induction pointers. In Compiler Construction 2001, European Joint Conferences on Theory and Practice of Software (Genoa, Italy).
36. TEMAM, O. 1996. Streaming Prefetch. In Proceedings of Europar'96 (Lyon, France).
37. TULLSEN, D. M., EGGERS, S. J., EMEH, J. S., LEVY, H. M., Lo, J. L., AND STAMM, R. L. 1996. Exploiting choice: Instruction fetch and issue on an implementable simultaneous multithreading processor. In Proceedings of the 1996 International Symposium on Computer Architecture (Philadelphia, PA). ACM Press, New York, NY.
38. YANG, C.-L. AND LEBECK, A. R. 2000. Push vs. pull: Data movement for linked data structures. In Proceedings of the International Conference on Supercomputing (Santa Fe, NM). ACM Press, New York, NY.
39. ZILLES, C. AND SOHI, G. 2001. Execution-based prediction using speculative slices. In Proceedings of the 28th Annual International Symposium on Computer Architecture (Goteborg, Sweden). ACM Press, New York, NY.