Multi-chain prefetching: Effective exploitation of inter-chain memory parallelism for pointer-chasing codes

Parallel Architectures and Compilation Techniques - Conference Proceedings, PACT

Volumn , Issue , 2001, Pages 268-279

  Kohout, Nicholas ^a   Choi, Seungryul ^b   Kim, Dongkeun ^c   Yeung, Donald ^c  

^a INTEL CORPORATION   (United States)

^b UNIVERSITY OF MARYLAND   (United States)

^c UNIVERSITY OF MARYLAND   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; BUFFER STORAGE; COMPUTER SOFTWARE; DATA STRUCTURES;

MULTI-CHAIN PREFETCHING;

PARALLEL PROCESSING SYSTEMS;

EID: 0035176199     PISSN: 1089795X     EISSN: None     Source Type: Journal    
DOI: 10.1109/PACT.2001.953307     Document Type: Article

References (17)

1. Software prefetching
2. An effective programmable prefetch engine for on-chip caches
3. Effective hardware-based data prefetching for high-performance processors
4. Sunder: A programmable hardware prefetch architecture for numerical loops
5. Improving direct-mapped cache performance by the addition of a small fully-associative cache and prefetch buffers
6. A prefetching technique for irregular accesses to linked data structures
7. An architecture for software-controlled data prefetching
8. Multi-chain prefetching: Exploiting memory parallelism in pointer-chasing codes
9. Compiler-based prefetching for recursive data structures
10. Examination of a memory access classification scheme for pointer-intensive and numeric programs
11. Tolerating latency in multiprocessors through compiler-inserted prefetching
12. Code transformations to improve memory parallelism
13. Evaluating stream buffers as a secondary cache replacement
14. Supporting dynamic data structures on distributed memory machines
15. Dependence based prefetching for linked data structures
16. Effective jump-pointer prefetching for linked data structures
17. Push vs. Pull: Data movement for linked data structures