Challenges and key potential technological innovations for scaling mosfets through the end of the roadmap

International Conference on Solid-State and Integrated Circuits Technology Proceedings, ICSICT

Volumn 1, Issue , 2004, Pages 20-25

  Zeitzoff, Peter M ^a  

^a SEMATECH   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CAPACITIVE LOAD; CHIP SPEED; HIGH-PERFORMANCE LOGIC; TECHNOLOGICAL INNOVATIONS;

APPROXIMATION THEORY; CMOS INTEGRATED CIRCUITS; ELECTRONIC EQUIPMENT; FIELD EFFECT TRANSISTORS; LEAKAGE CURRENTS; POLYSILICON; TRANSISTORS;

MOSFET DEVICES;

EID: 21644477854     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (29)

1. P. M. Zeitzoff and J. Chung, "MOSFET Scaling Trends, Challenges, and Potential Solutions: A Perspective from the 2003 ITRS," IEEE Circuits and Devices Magazine, in press.
2. th Optical/Microlithography Conference, SPIE Vol. 2440, pp. 2 - 17, February 1995.
3. Semiconductor Industry Association (SIA), International Roadmap for Semiconductors 2003 edition, Austin, TX: International SEMATECH, 2003. Executive Summary Chapter. (Available on the Internet, with the URL: http://public.itrs.net.)
4. P. M. Zeitzoff and J. E. Chung, "Weighing in on Logic Scaling Trends," IEEE Circuits and Devices Magazine. 18, pp. 18 27, March 2002.
5. Semiconductor Industry Association (SIA), International Roadmap for Semiconductors 2003 edition, Austin, TX: International SEMATECH, 2003. Process Integration, Devices, and Structures (PIDS) Chapter, (available on the Internet, with the following URL: Hhttp://public.itrs.netH.)
6. Y. Taur and T. H. Ning, Fundamentals of Modern VLSI Devices, Cambridge University Press, New York, 1998, pp. 228-230.
7. rd Quarter 1998 on Intel's® website. URL is http://www.intel.com/technology/itj/q31998/articles/art_3.htm.
8. Y. Taur and T. H. Ning, Fundamentals of Modern VLSI Devices, Cambridge University Press, New York, 1998, pp. 173 - 175.
9. S. F. Huang et al., "High Performance 50 nm CMOS Devices for Microprocessor and Embedded Processor Core Applications," IEDM Tech. Digest, pp. 237 - 240, December 2001.
10. S. Parihar, "A High Density 0.10 μm CMOS Technology Using Low K Dielectric and Copper Interconnect," IEDM Tech. Digest, pp.249 - 252, December 2001.
11. Y. Taur and T. H. Ning, Fundamentals of Modern VLSI Devices, Cambridge University Press, New York, 1998, Appendix 4.
12. P. M. Zeitzoff et al., "Integrated Circuit Technologies: From Conventional CMOS To The Nanoscale Era," Technical Digest of the Nano-Giga Electronics Conference, Moscow, September 2002.
13. J. L. Hoyt et al., "Strained Silicon MOSFET Technology," IEDM Tech. Digest, pp. 23 -26, December 2002.
14. K. Rim et al., "Transconductance Enhancement in Deep Submicron Strained-Si n-MOSFETs," IEDM Tech. Digest, pp. 707 - 710, Dec. 1998.
15. K. Ota et al., "Novel Locally Strained Channel Technique for High Performance 55nm CMOS," IEDM Tech. Digest, pp. 27 - 30, December 2002.
16. T. Ghani et al., "A 90 nm High Volume Manufacturing Logic Technology Featuring Novel 45nm Gate Length Strained Si CMOS Transistors," IEDM Tech. Digest, pp. 978- 980, December 2003.
17. B.Maitl et al., "High Performance 20 Å NO Oxynitride for Gate Deielectric in Deep Sub-Quarter Microcon CMOS Technology," IEDM Tech. Digest, pp. 651- 654. December 1997.
18. G. D. Wilk et al., "High-k Gate Dielectrics: Current Status and Material Properties Considerations," Journal of Applied Physics, 89, pp. 5243 -5275 (May 2001).
19. +-N Junctions for 35-70 nm CMOS Using Selectively Deposited Very Heavily Boron-Doped Silicon-Germanium Films, Rapid Thermal Processing and Other Short-Time Processing Technologies I, (F. Roozeboom et al., eds.) ECS PV 00-9, pp. 73 - 82 (2000).
20. H. Zhong et al., "Properties of Ru-Ta Alloys as Gate Electrodes for NMOS and PMOS Silicon Devices," IEDM Tech. Digest, pp. 467-470, Dec. 2001.
21. Y. H. Kim et al., "High Quality CVD TaN Gate Electrode for Sub-100nm MOS Devices," IEDM Tech. Digest, pp. 667-670, Dec. 2001.
22. 2 dielectrics,"Appl. Phys. Lett., 78, pp. 1134-1136 (2001).
23. Y. Suh et al., "Electrical Characteristics of TaSixNy Gate Electrodes for Dual Gate Si_CMOS Devices," VLSI Symposium Dig. Of Tech. Papers, pp. 47-48, June 2001.
24. D. Park et al., "Novel Damage-Free Direct Metal Gate Process Using Atomic Layer Deposition," VLSI Symposium Dig. Of Tech. Papers, pp. 65-66, June 2001.
25. 2 dielectrics,"Appl. Phys. Lett., 78, pp. 1134-1136 (2001).
26. Q. Lu et al., "Metal Gate Work Function Adjustment for Future CMOS Technology," VLSI Symposium Dig. Of Tech. Papers, pp. 45-46, June 2001.
27. N. Lindert et al., "Sub-60-nm Quasi-Planar FinFETs Fabricated Using a Simplified Process," IEEE Elec. Dev. Lett. 22, 487 - 489 (2001).
28. B. Doyle et al., "Tri-Gate Fully-Depleted CMOS Transistors: Fabrication, Design and Layout," VLSI Symposium Dig. Of Tech. Papers, pp. 133 -134, June 2003.
29. Y-K Choi et al., "Sub-20nm CMOS FinFET Technologies," IEDM Tech. Digest, pp. 421 - 424, Dec.2001.