Charge-recovery computing on silicon

IEEE Transactions on Computers

Volumn 54, Issue 6, 2005, Pages 651-659

  Kim, Suhwan ^a   Ziesler, Conrad H ^b   Papaefthymiou, Marios C ^c  

^a Seoul National University   (South Korea)

^b MultiGig Inc   (United States)

^c UNIVERSITY OF MICHIGAN   (United States)

Author keywords

Adiabatic computing; Energy efficient computing; Energy recovering circuits; Resonant systems; Reversible logic; Voltage scaling

Indexed keywords

CMOS INTEGRATED CIRCUITS; ELECTRIC NETWORK SYNTHESIS; FLIP FLOP CIRCUITS; LOGIC CIRCUITS; MULTIPLYING CIRCUITS; SEMICONDUCTING SILICON; VLSI CIRCUITS;

ADIABATIC COMPUTING; ENERGY EFFICIENT COMPUTING; ENERGY RECOVERING CIRCUITS; RESONANT SYSTEMS; REVERSIBLE LOGIC; VOLTAGE SCALING;

COMPUTER CIRCUITS;

EID: 21044443623     PISSN: 00189340     EISSN: None     Source Type: Journal    
DOI: 10.1109/TC.2005.91     Document Type: Article

References (24)

1. K. Roy, S. Mukhopadhyay, and H. Mahmoodi-Meimand, "Leakage Current Mechanism and Leakage Reduction Techniques in Deep-Submicrometer CMOS Circuits," Proc. IEEE, vol. 91, no. 2, pp. 305-327, Feb. 2003.
2. C.H. Bennett and R. Landauer, "The Fundamental Physical Limits of Computation," Scientific Am., vol. 253, no. 1, pp. 38-46, July 1985.
3. S. Kim, C. Ziesler, and M.C. Papaefthymiou, "A True Single-Phase 8-Bit Adiabatic Multiplier," Proc. 38th ACM/IEEE Design Automation Conf., pp. 758-763, June 2001.
4. S. Kim, C.H. Ziesler, and M.C. Papaefthymiou, "A True Single-Phase Energy-Recovery Multiplier," IEEE Trans. VLSI Systems, vol. 11, no. 2, pp. 194-207, Apr. 2003.
5. C. Ziesler, J. Kim, V. Sathe, and M.C. Papaefthymiou, "A 225MHz Resonant Clocked ASIC Chip," Proc. Int'l Symp. Low-Power Electronics and Design, pp. 48-53, Aug. 2003.
6. S.G. Younis, "Asymptotically Zero Energy Computing Using Split-Level Charge Recovery Logic," PhD thesis, Massachusetts Inst. of Technology, 1994.
7. J. Lim, D. Kim, and S. Chae, "A 16-Bit Carry-Lookahead Adder Using Reversible Energy Recovery Logic for Ultra-Low-Energy Systems," IEEE J. Solid-State Circuits, vol. 34, no. 6, pp. 898-903, June 1999.
8. C. Vieru, "Pendulum: A Reversible Computer Architecture," SM thesis, Massachusetts Inst. of Technology, 1995.
9. W.C. Athas, L.J. Svensson, J.G. Koller, N. Tzartzanis, and Y. Chou, "Low-Power Digital Systems Based on Adiabatic-Switching Principles," IEEE Trans. Very Large Scale Integration (VLSI) Systems, vol. 2, no. 4, pp. 398-406, Dec. 1994.
10. A. Kramer, J.S. Denker, S.C. Avery, A.G. Dickinson, and T.R. Wik, "Adiabatic Computing with the 2N-2N2D Logic Family,Digest Technical Papers IEEE Symp. VLSI Circuits, pp. 25-26, Apr. 1994.
11. A. Kramer, J.S. Denker, B. Flower, and J. Moroney, "2nd Order Adiabatic Computation with 2N-2P and 2N-2N2P Logic Circuits," Proc. Int'l Symp. Low Power Design, pp. 191-196, 1995.
12. Y. Moon and D. Jeong, "An Efficient Charge Recovery Logic Circuit," IEEE J. Solid-State Circuits, vol. 31, no. 4, pp. 514-522, Apr. 1996.
13. V.G. Oklobdzija and D. Maksimovic, "Pass-Transistor Adiabatic Logic Using Single Power-Clock Supply," IEEE Trans. Circuits and Systems-II: Analog and Digital Signal Processing, vol. 44, no. 10, pp. 842-846, Oct. 1997.
14. D. Maksimovic, V.G. Oklobdzija, B. Nikolic, and K.W. Current, "Clocked CMOS Adiabatic Logic with Integrated Single-Phase Power-Clock Supply," IEEE Trans. Very Large Scale Integration (VLSI) Systems, vol. 8, no. 4, pp. 460-463, Aug. 2000.
15. W.C. Athas, N. Tzartzanis, L.J. Svensson, and L. Peterson, "A Low-Power Microprocessor Based on Resonant Energy," IEEE J. Solid-State Circuits, vol. 32, no. 11, pp. 1693-1701, Nov. 1997.
16. W. Athas, N. Tzartzanis, W. Mao, L. Peterson, R. Lal, K. Chong, J.-S. Moon, L. Svensson, and M. Bolotski, "The Design and Implementation of a Low-Power Clock-Powered Microprocessor," IEEE J. Solid-State Circuits, vol. 35, no. 11, pp. 1561-1570, Nov. 2000.
17. S. Kim and M.C. Papaefthymiou, "Single-Phase Source-Coupled Adiabatic Logic," Proc. Int'l Symp. Low-Power Electronics and Design, pp. 97-99, Aug. 1999.
18. J. Wood, T. Edwards, and S. Lipa, "Rotary Travelling-Wave Oscillator Arrays: A New Clock Technology," IEEE J. Solid-State Circuits, vol. 36, no. 11, pp. 1654-1665, Nov. 2001.
19. Y. Moon and D.K. Jeong, "A 32×32-b Adiabatic Register File with Supply Clock Generator," IEEE J. Solid-State Circuits, vol. 33, no. 5, pp. 696-701, May 1998.
20. D. Somasekhar, Y. Ye, and K. Roy, "An Energy Recovering Static RAM Memory Core," Proc. Int'l Symp. Low Power Design, pp. 9-11, Oct. 1995.
21. N. Tzartzanis, W.C. Athas, and L. Svensson, "A Low-Power SRAM with Resonantly Powered Data, Address, Word, and Bit Lines," Proc. European Solid-State Circuits Conf., pp. 336-339, Sept. 2000.
22. J. Kim, C.H. Ziesler, and M.C. Papaefthymiou, "Energy Recovering Static Memory," Proc. Int'l Symp. Low-Power Electronics and Design, pp. 92-97, Aug. 2002.
23. J. Kim and M.C. Papaefthymiou, "Constant-Load Energy Recovery Memory for Efficient High-Speed Operation," Proc. Int'l Symp. Low Power Electronics and Design, pp. 240-243, Aug. 2004.
24. J. Ammer, M. Bolotski, P. Alvelda, and T. Knight, "A 160×120 Pixel Liquid-Crystal-on-Silicon Microdisplay with an Adiabatic DAC," Proc. IEEE Int'l Solid-State Circuits Conf., pp. 212-213, Nov. 1999.