Energy recovering static memory

Proceedings of the International Symposium on Low Power Electronics and Design, Digest of Technical Papers

Volumn , Issue , 2002, Pages 92-97

  Kim, Joohee ^a   Ziesler, Conrad H ^a   Papaefthymiou, Marios C ^a  

^a UNIVERSITY OF MICHIGAN   (United States)

Author keywords

Adiabatic circuitry; Cache memories; Charge recovery; Low energy design; Low power computing; On chip memories

Indexed keywords

BUFFER STORAGE; COMPUTER AIDED DESIGN; DATA STORAGE EQUIPMENT; ELECTRIC FREQUENCY MEASUREMENT; ELECTRIC POWER SUPPLIES TO APPARATUS; POWER CONTROL; RANDOM ACCESS STORAGE; VOLTAGE MEASUREMENT;

DIFFERENTIAL VOLTAGES; ENERGY RECOVERING MEMORY; LOW ENERGY DESIGN; ON CHIP MEMORY; POWER CLOCK WAVEFORM; POWER DISSIPATION; STATIC RANDOM ACCESS MEMORY;

POWER ELECTRONICS;

EID: 0036954547     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/566434.566435     Document Type: Conference Paper

References (14)

1. J. Montanaro et al., "A 160-MHz, 32-b, 0.5-W CMOS RISC microprocessor," IEEE Journal of Solid-State Circuits, vol. 31, no. 11, pp. 1703-1714, November 1996.
2. D. Somasekhar, Y. Ye, and K. Roy, "An energy recovery static RAM memory core," in IEEE Symposium on Low Power Electronics. IEEE, 1995, pp. 62-63.
3. N. Tzartzanis and W.C. Athas, "Energy recovery for the design of high-speed, low-power static RAMs," in International Symposium on Low Power Electronics and Design. IEEE, 1996, pp. 55-60.
4. Y. Moon and D.K. Jeong, "A 32 × 32-b adiabatic register file with supply clock generator," IEEE Journal of Solid-State Circuits, vol. 33, no. 5, pp. 696-701, May 1998.
5. S. Avery and M. Jabri, "A three-port adiabatic register file suitable for embedded applications," in International Symposium on Low Power Electronics and Design. IEEE, 1998, pp. 288-292.
6. J.H. Kwon, J. Lim, and S.I. Chae, "A three-port nRERL register file for ultra-low-energy applications," in International Symposium on Low Power Electronics and Design. IEEE, 2000, pp. 161-166.
7. K. W. Ng and K. T. Lau, "A novel adiabatic register file design," Journal of Circuits, Systems, and Computers, vol. 10, no. 1, pp. 67-76, 2000.
8. N. Tzartzanis, W.C. Athas, and L. Svensson, "A low-power SRAM with resonantly powered data, address, word, and bit lines," in European Solid-State Circuits Conference, 2000.
9. L.A. Glasser and D.W. Dobberpuhl, The design and analysis of VLSI circuits, Addison Wesley, 1988.
10. J.M. Rabaey, Digital integrated circuits, Prentice Hall, 1996.
11. A.J. Bhavnagarwala, A. Kapoor, and J.D. Meindl, "Source-pulsed dynamic-threshold CMOS SRAMs for fast, portable applications," in European Solid State Circuits Conference, 2000, pp. 183-186.
12. H. Nambu et al, "A 1.8-ns access, 550-MHz, 4.5-Mb CMOS SRAM," IEEE Journal of Solid-State Circuits, vol. 33, no. 11, pp. 1650-1658, November 1998.
13. C.H. Ziesler, Suhwan Kim, and M.C. Papaefthymiou, "A resonant clock generator for single-phase adiabatic systems," in International Symposium on Low Power Electronics and Design. IEEE, 2001, pp. 159-164.
14. B.S. Amrutur and M.A. Horowitz, "A replica technique for wordline and sense control in low-power SRAM's," IEEE Journal of Solid-State Circuits, vol. 33, no. 8, pp. 1208-1219, August 1998.