A 225 MHz resonant clocked ASIC chip

Proceedings of the International Symposium on Low Power Electronics and Design

Volumn 2003-January, Issue , 2003, Pages 48-53

  Ziesler, C H ^a   Kim, Joohee ^a   Sathe, V S ^a   Papaefthymiou, M C ^a  

^a UNIVERSITY OF MICHIGAN   (United States)

Author keywords

Application specific integrated circuits; Clocks; CMOS process; Discrete wavelet transforms; Flip flops; Frequency; Power measurement; Resonance; Signal generators; Testing

Indexed keywords

APPLICATION SPECIFIC INTEGRATED CIRCUITS; CMOS INTEGRATED CIRCUITS; DISCRETE WAVELET TRANSFORMS; ELECTRIC CLOCKS; ELECTRIC POWER MEASUREMENT; ENERGY CONSERVATION; FLIP FLOP CIRCUITS; LOW POWER ELECTRONICS; POWER ELECTRONICS; RECOVERY; RESONANCE; SIGNAL GENERATORS; TESTING; WAVELET TRANSFORMS;

CMOS PROCESSS; DISSIPATION FACTORS; ENERGY RECOVERING; FREQUENCY; MODE OF OPERATIONS; MODES OF OPERATION; PUBLISHED ACCOUNTS; SINUSOIDAL CLOCK;

CLOCKS;

EID: 1542329513     PISSN: 15334678     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/LPE.2003.1231834     Document Type: Conference Paper

References (8)

1. C. H. Ziesler, J. Kim, and M. C. Papaefthymiou, "Energy recovering ASIC design," in Proceedings of International Symposium on VLSI, Feb. 2003.
2. W. C. Athas, L. J. Svensson, J. G. Roller, N. Tzartzanis, and Y. Chou, "Low-power digital systems based on adiabatic-switching principles," IEEE Transactions on VLSI Systems, vol. 2, no. 4, pp. 398-406, Dec. 1994.
3. D. Maksimovic, V. G. Oklobdzija, B. Nikolic, and K. W. Current, "Clocked CMOS adiabatic logic with integrated single-phase power-clock supply," IEEE Transactions on VLSI Systems, vol. 8, no. 4, pp. 460-463, Aug. 2000.
4. W. Athas, N. Tzartzanis, W. Mao, L. Peterson, R. Lal, K. Chong, J.S. Moon, L. Svensson, and M. Bolotski, "The design and implementation of a low-power clock-powered microprocessor," IEEE Journal of Solid-State Circuits, vol. 35, no. 11, pp. 1561-1570, Nov. 2000.
5. B.S. Kong, S.S. Kim, and Y.H. Jun, "Conditional-capture flip-flop for statistical power reduction," IEEE Journal of Solid-State Circuits, vol. 36, no. 8, pp. 1263-1271, Aug. 2001.
6. C. Kim and S.M. Kang, "A low-swing clock double-edge triggered flip-flop," in Symposiumq on VLSI Circuits, 2001, pp. 183-186.
7. V. Stojanovic and V. G. Oklobdzija, "Comparative analysis of master-slave latches and flip-flops for high-performance and low-power systems," IEEE Journal of Sold-State Circuits, vol. SC-34, no. 4, pp. 536-548, Apr. 1999.
8. J. Yuan and C. Svensson, "New single-clock CMOS latches and flipflops with improved speed and power savings," IEEE Journal of Solid-State Circuits, vol. SC-32, no. 1, pp. 62-69, Jan. 1997.