Constant-load energy recovery memory for efficient high-speed operation

Proceedings of the 2004 International Symposium on Lower Power Electronics and Design, ISLPED'04

Volumn , Issue , 2004, Pages 240-243

  Kim, Joohee ^a   Papaefthymiou, Marios C ^a  

^a UNIVERSITY OF MICHIGAN   (United States)

Author keywords

Adiabatic circuitry; Cache memories; Charge recovery; Low energy design; Low power computing; On chip memories

Indexed keywords

BUFFER STORAGE; CAPACITANCE; COMPUTER SIMULATION; ELECTRIC POWER SYSTEMS; ENERGY DISSIPATION; ENERGY EFFICIENCY; WAVEFORM ANALYSIS;

ADIABATIC CIRCUITRY; CHARGE RECOVERY; LOW-ENERGY DESIGN; LOW-POWER COMPUTING; ON-CHIP MEMORIES;

RANDOM ACCESS STORAGE;

EID: 16244400466     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1013235.1013296     Document Type: Conference Paper

References (9)

1. D. Somasekhar, Y. Ye, and K. Roy, "An energy recovery static RAM memory core," in IEEE Symposium on Low Power Electronics. IEEE, 1995, pp. 62-63.
2. Y. Moon and O.K. Jeong, "A 32 × 32-b adiabatic register file with supply clock generator," IEEE Journal of Solid-State Circuits, vol. 33, no. 5, pp. 696-701, May 1998.
3. S. Avery and M. Jabri, "A three-port adiabatic register file suitable for embedded applications," in International Symposium on Low Power Electronics and Design. IEEE, 1998, pp. 288-292.
4. J.H. Kwon, J. Lim, and S.I. Chae, "A three-port nRERL register file for ultra-low-energy applications," in International Symposium on Low Power Electronics and Design. IEEE, 2000, pp. 161-166.
5. K.W. Ng and K.T. Lau, "A novel adiabatic register file design, " Journal of Circuits, Systems, and Computers, vol. 10, no. 1, pp. 67-76, 2000.
6. N. Tzartzanis, W.C. Athas, and L. Svensson, "A low-power SRAM with resonantly powered data, address, word, and bit lines," in European Solid-State Circuits Conference, 2000, pp. 336-339.
7. J. Kim, C.H. Ziesler, and M.C. Papaefthymiou, "Energy recovering static memory," in International Symposium on Low Power Electronics and Design. IEEE, 2002, pp. 92-97.
8. J. Kim and C.H. Ziesler, "Fixed-load energy recovery memory for low power," in International Symposium on Very Large Scale Integration (VLSI) Systems, February 2004.
9. C.H. Ziesler, J. Kim, and M.C. Papaefthymiou, "Energy recovering ASIC design," in International Symposium on Very Large Scale Integration (VLSI) Systems, April 2003, pp. 133-138.