Application adaptive energy efficient clustered architectures

Proceedings of the 2004 International Symposium on Lower Power Electronics and Design, ISLPED'04

Volumn , Issue , 2004, Pages 344-349

  Marculescu, Diana ^a  

^a CARNEGIE MELLON UNIVERSITY   (United States)

Author keywords

Clustered architectures; Dynamic voltage scaling

Indexed keywords

CODES (SYMBOLS); ELECTRIC POTENTIAL; MICROPROCESSOR CHIPS; NATURAL FREQUENCIES; SCHEDULING; SIGNAL PROCESSING; SYNCHRONIZATION;

CLUSTERED ARCHITECTURES; DYNAMIC VOLTAGE SCALING; GLOBAL ASYNCHRONOUS LOCALLY SYNCHRONOUS (GALS); POWER SAVING;

ENERGY EFFICIENCY;

EID: 16244393074     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1013235.1013318     Document Type: Conference Paper

References (24)

1. D. Lackey, et al., "Managing Power and Performance for System-on-Chip Designs using Voltage Islands,' in Proc. Intl. Conf. on Computer-Aided Design (ICCAD), pp. 195-202, Nov. 2002.
2. A. Iyer and D. Marculescu, "Power and performance evaluation of globally asynchronous, locally synchronous processors," in Proc. Intl. Symp. on Computer Architecture (ISCA), pp. 158-170, May 2002.
3. G. Semeraro, G. Magklis, R. Balasubramonian, D. Albonesi, S. Dwarkadas, and M. Scott, "Energy-Efficient Processor Design Using Multiple Clock Domains with Dynamic Voltage and Frequency Scaling," in Proc. Intl. Symposium on High-Performance Computer Architecture (HPCA), pp. 29-42, Feb. 2002.
4. S. Palacharla, N. P. Jouppi, and I. E. Smith, "Complexity-effective superscalar processors," in Proc. Intl. Symposium on Computer Architecture, ACM Press, pp. 206-218, June 1997.
5. G. Semeraro, D.H. Albonesi, S.G. Dropsho, G. Magklis, S. Dwarkadas, M.L. Scott, "Dynamic Frequency and Voltage Control for a Multiple Clock Domain Microarchitecture," in Proc. Intl. Symposium on Microarchitecture (MICRO), pp. 356-367, Nov. 2002.
6. D. M. Chapiro, "Globally-Asynchronous Locally-Synchronous Systems", PhD Thesis, Stanford University, Oct. 1984.
7. A. Hemani, T. Meincke, S. Kumar, A. Postula, T. Olsson, P. Nilsson, J. Oberg, P. Ellervee, and D. Lundqvist, "Lower Power Consumption in Clock By Using Globally Asynchronous Locally Synchronous Design Style," in Proc. Design Automation Conference (DAC), pp. 873-878, June 1999.
8. A. Iyer and D. Marculescu, "Power Efficiency of Multiple Clock, Multiple Voltage Cores," in Proc. IEEE/ACM Intl. Conference on Computer-Aided Design (ICCAD), pp. 379-386, San Jose, CA, Nov. 2002
9. J. Casmira and D. Grunwald, "Dynamic Scheduling Slack," in Proc. Kool Chips Workshop, in conjunction with MICRO 33, Dec. 2000.
10. B. Fields, S. Rubin, and R. Bodik, "Focusing Processor Policies via Critical-Path Prediction," in Proc. Intl. Symp. on Computer Architecture (ISCA), pp. 74-85, July 2001.
11. E. Tune, D. Liang, D. Tullsen, and B. Calder, "Dynamic Prediction of Critical Path Instructions," in Proc. Intl. Symposium on High Performance Computer Architecture (HPCA), pp. 185-196, Jan. 2001
12. B. Fields, R. Bodik, and M. D. Hill, "Slack: Maximizing Performance under Technological Constraints," in Proc. Intl. Symposium on Computer Architecture (ISCA), pp. 47-58, May 2002.
13. E. Tune, D. Tullsen, and B. Calder, "Quantifying Instruction Criticality," in Proc. Intl. Conference on Parallel Architectures and Compilation Techniques (PACT), pp. 104-116, Sept. 2002.
14. D. Matzke, "Will Physical Scalability Sabotage Performance Gains?," in IEEE Computer, 30(9):37-39, Sept. 1997.
15. G. Hinton, D. Sager, M. Upton, D. Boggs, D. Carmean, A. Kyker, and P. Roussel, "The Microarchitecture of the Pentium4 Processor," in Intel Technology Journal, Q1 2001.
16. R. Kol and R. Ginosar, "Adaptive Synchronization for Multi-Synchronous Systems", 1998 IEEE Intl. Conference on Computer Design (ICCD'98), pp. 188-189, Oct. 1998.
17. D. S. Bormann and P. Y. K. Cheung, "Asynchronous Wrapper for Heterogeneous Systems", Proc. Intl. Conference on Computer Design (ICCD), IEEE Computer Society Press, pp. 307-314, Oct. 1997.
18. J. Seizovic, "Pipeline Synchronization", Proc. Intl. Symposium on Advanced Research in Asynchronous Circuits and Systems, pp. 87-96, November 1994.
19. T. Chelcea and S. M. Nowick, "A Low-Latency FIFO for Mixed-Clock Systems," in Proc. of the IEEE Computer Society Annual Workshop on VLSI (WVLSI'00), pp. 119-126, April 2000.
20. J. Seng, E. Tune and D. Tullsen, "Reducing Power with Dynamic Critical Path Information," in Proc. Intl. Symposium on Microarchitecture (MICRO-34), pp. 114-123, Dec. 2001.
21. R. Canal, J.M. Parcerisa, and A. Gonzalez, "A Cost-Effective Clustered Architecture," Int. Conf. on Parallel Architectures and Compilation Techniques (PACT'99), pp. 160-168, Oct. 1999
22. L. S. Nielsen, C. Niessen, J. Sparse, and K. van Berkel, "Low-Power Operation Using Self-Timed Circuits and Adaptive Scaling of the Supply Voltage," in IEEE Transactions on Very Large Scale Integration Systems (TVLSI), December 1994.
23. D. Burger, and T. Austin, "The SimpleScalar Tool Set, Version 2.0," Technical Report CS-TR-97-1342, Computer Science Department, University of Wisconsin-Madison, 1997.
24. D. Brooks, V. Tiwari, and M. Martonosi, "Wattch: A Framework for Architectural-Level Power Analysis and Optimizations," in Proc. Intl. Symposium on Computer Architecture, pp. 83-94, June 2000.