Extended global routing with RLC crosstalk constraints

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Volumn 13, Issue 3, 2005, Pages 319-328

  Xiong, Jinjun ^a   He, Lei ^a  

^a UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

Global routing; Net ordering; RLC crosstalk; Shielding; Signal integrity

Indexed keywords

ALGORITHMS; CONGESTION CONTROL (COMMUNICATION); ELECTRIC NETWORK ANALYSIS; ELECTRIC POWER SYSTEM INTERCONNECTION; INDUCTANCE; OPTIMIZATION; SHIELDING; SIGNAL PROCESSING;

GLOBAL ROUTING; NET ORDERING; RLC CROSSTALKS; SIGNAL INTEGRITY;

ROUTERS;

EID: 15844375533     PISSN: 10638210     EISSN: None     Source Type: Journal    
DOI: 10.1109/TVLSI.2004.842896     Document Type: Article

References (38)

1. C. K. Cheng, L. Lillis, S. Lin, and N. Chang, Interconnect Analysis and Synthesis. New York: Wiley, 2000.
2. D. A. Kirkpatrick and A. L. Sangiovanni-Vincentelli, "Techniques for crosstalk avoidance in the physical design of high-performance digital systems," in Proc. Int. Conf. Computer-Aided Design, Nov. 1994, pp. 616-619.
3. K. Chaudhary, A. Onozawa, and E. S. Kuh, "A spacing algorithm for performance enhancement and cross-talk reduction," in Proc. Int. Conf. Computer-Aided Design, 1993, pp. 697-702.
4. S. Thakur, K.-Y. Chao, and D. F. Wong, "An optimal layer assignment algorithm for minimizing crosstalk for three layer VHV channel routing," in Proc. IEEE Int. Symp. Circuits Syst., 1995, pp. 207-210.
5. C.-C. Chang and J. Cong, "Pseudo pin assignment with crosstalk noise control," in Proc. Int. Symp. Phys. Design, 2000, pp. 343-346.
6. T. Xue and E. S. Kuh, "Post global routing crosstalk synthesis," IEEE Trans. Computer-Aided Design Integr. Circuits Syst., vol. 16, no. 12, pp. 1418-1430, Dec. 1997.
7. H. Zhou and D. F. Wong, "Global routing with crosstalk constraints," IEEE Trans. Computer-Aided Design Integr. Circuits Syst., vol. 18, no. 11, pp. 1683-1688, Nov. 1999.
8. L. He, N. Chang, S. Lin, and O. S. Nakagawa, "An efficient inductance modeling for on-chip interconnects," in Proc. IEEE Int. Conf. Custom Integr. Circuits, 1999, pp. 457-460.
9. K. M. Lepak, M. Xu, J. Chen, and L. He, "Simultaneous shield insertion and net ordering for capacitive and inductive coupling minimization," ACM Trans. Design Automation of Electronic Syst., vol. 9, no. 3, pp. 290-309, 2004.
10. Y. Cao, C. M. Hu, X. Huang, A. B. Kahng, S. Muddu, D. Stroobandt, and D. Sylvester, "Effects of global interconnect optimizations on performance estimation of deep submicron design," in Proc. Int. Conf. Computer-Aided Design, 2000, pp. 56-61.
11. G. Zhong, H. Wang, C.-K. Koh, and K. Roy, "A twisted bundle layout structure for minimizing inductive coupling noise," in Proc. Int. Conf. Computer-Aided Design. 2000, pp. 406-411.
12. Y. Massoud, J. Kawa, D. MacMillen, and J. White, "Modeling and analysis of differential signaling for minimizing inductive cross-talk," in Proc. Design Automation Conf., 2001, pp. 804-809.
13. R. Kastner, E. Bozorgzadeh, and M. Sarrafzadeh, "An exact algorithm for coupling-free routing," in Proc. Int. Symp. Phys. Design, 2001, pp. 10-15.
14. J. Xiong and L. He, "Full-chip routing optimization with RLC crosstalk budgeting," IEEE Trans. Computer-Aided Design Integr. Circuits Syst., vol. 23, pp. 366-377, Mar. 2004.
15. R. Hadsell and P. Madden, "Improved global routing through congestion estimation," in Proc. Design Automation Conf., 2003, pp. 28-31.
16. R. Kastner, E. Bozorgzadeh, and M. Sarrafzadeh, "Predictable routing," in Proc. Int. Conf. Computer-Aided Design, 2000, pp. 110-114.
17. C. Albrecht, "Provably good global routing by a new approximation algorithm for multicommodity flow," in Proc. Int. Symp. Phys. Design, 2000, pp. 19-25.
18. H. Su, J. Hu, S. Sapatnekar, and S. Nassif, "Congestion-driven codesin of power and signal networks," in Proc. Design Automation Conf., 2002, pp. 64-69.
19. P. Chen, Y. Kukimoto, C.-C. Teng, and K. Keutzer, "On convergence of switching windows computation in presence of crosstalk noise," in Proc. Int. Symp. Phys. Design, 2002, pp. 84-89.
20. N. Lda, Engineering Electromagnetics: Springer-Verlag, 2000.
21. M. Kamon, M. Tsuk, and J. White, "Fasthenry: A multipole-accelerated 3d inductance extraction program," IEEE Trans. Microwave Theory Tech., vol. 42, no. 9, pp. 1750-1758, Sep. 1994.
22. J. Chen and L. He, "Worst-case crosstalk noise for nonswitching victims in high-speed buses," IEEE Trans. Computer-Aided Design Integr. Circuits Syst., to be published.
23. A. Rohe and U. Brenner, "An effective congestion driven placement framework," in Proc. Int. Symp. Phys. Design, 2002, pp. 6-11.
24. J. Soukup, "Fast maze router," in Proc. Design Automation Conf., 1978, pp. 100-102.
25. D. Hightower, "A solution to line routing problems on the continuous plane," in Proc. Design Automation Conf., 1969, pp. 1-24.
26. J. Cong and B. Preas, "A new algorithm for standard cell global routing," in Proc. Int. Conf. Computer-Aided Design, Nov. 1988, pp. 176-179.
27. R. Nair, "A simple yet effective technique for global wiring," IEEE Trans. Computer-Aided Design Integr. Circuits Syst., vol. 6, no. 2, pp. 165-172, Jun. 1987.
28. L. McMurchie and C. Ebeling, "Pathfinder: A negotiation-based performance-driven router for FPGAs," in Int. Symp. Field Programmable Gate Arrays, 1995, pp. 111-117.
29. R. C. Carden and C.-K. Cheng, "A global router using an efficient approximate multicommodity multiterminal flow algorithm," in Proc. Design Automation Conf., 1991, pp. 316-321.
30. S. Lin and Y. Chang, "A novel framework for multilevel routing considering routability and performance," in Proc. Int. Conf. Computer-Aided Design, 2002, pp. 44-50.
31. M. Wang, X. Yang, and M. Sarrafzadeh, "DRAGON2000: Standard-cell placement tool for large industry circuits," in Proc. Int. Conf. Computer-Aided Design, 2000, pp. 260-263.
32. C. Alpert, "The proc. int. symp. on physical design98 circuit benchmark suite," in Proc. Int. Symp. Physical Design, 1998, pp. 80-85.
33. J. Cong, M. Xie, and Y. Zhang, "An enhanced multilevel routing system," in Proc. Int. Conf. Computer-Aided Design, 2002, pp. 51-58.
34. S.-P. Lin and Y.-W. Chang, "A novel framework for multilevel routing considering routability and performance," in Proc. Int. Conf. ComputerAided Design, 2002, pp. 44-50.
35. J. Xiong and L. He, "Full-chip multilevel routing for power and signal integrity," in Proc. Design Automation and Test in Europe, 2004, pp. 1116-1121.
36. W. C. Elmore, "The transient response of damped linear networks with particular regard to wide-band amplifiers," J. Appl. Phys., vol. 19, no. 1, pp. 55-63, Jan. 1948.
37. T.-Y. Ho, Y.-W. Chang, S.-J. Chen, and D. T. Lee, "A fast crosstalk-and performance-driven multilevel routing system," in Proc. Int. Conf. Computer-Aided Design, 2003, pp. 382-387.
38. K. Shepard and Z. Tian, "Return-limited inductances: A practical approach to on-chip inductance extraction," IEEE Trans. Computer-Aided Design Integr. Circuits Syst., vol. 19, pp. 425-436. Apr. 2000.