A twisted-bundle layout structure for minimizing inductive coupling noise

IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD

Volumn 2000-January, Issue , 2000, Pages 406-411

  Zhong, Guoan ^a   Koh, Cheng Kok ^a   Roy, Kaushik ^a  

^a PURDUE UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER AIDED DESIGN; COMPUTER SIMULATION; ELECTRIC CURRENTS; FREQUENCIES; INDUCTANCE; MAGNETIC FLUX; SPURIOUS SIGNAL NOISE;

BUNDLE STRUCTURES; BUS STRUCTURES; HIGH FREQUENCY HF; INDUCTIVE COUPLINGS; LAYOUT STRUCTURE; ORDERS OF MAGNITUDE; RE ORDERINGS; SPICE SIMULATIONS;

ELECTROMAGNETIC INDUCTION; INTEGRATED CIRCUIT LAYOUT;

INDUCTIVE COUPLING NOISE; SIGNAL INTEGRITY; TWISTED BUNDLE LAYOUT STRUCTURE;

EID: 0034481106     PISSN: 10923152     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICCAD.2000.896506     Document Type: Conference Paper

References (17)

1. Semiconductor Industry Association. International Technology Roadmap for Semiconductors. 1999.
2. D. Bailey and B. Benschneider. Clocking design and analysis for a 600-MHz Alpha microprocessor. IEEE Journal on Solid- State Circuits, 33(11): 1627-1633, November 1998.
3. M. Beattie and L. Pileggi. IC analyses including extracted inductance models. In Proc. Design Automation Conf, pages 915-920, 1999.
4. D. Blaauw, K. Gala, V. Zolotov, R. Panda, and J. Wang. On-chip inductance modeling. In Great Lakes Symposium on VLSI, pages 75-80, 2000.
5. C.K. Cheng, J. Lillis, S. Lin, and N. Chang. Interconnect Analysis and Synthesis. John-Wiley, 2000.
6. T. Gao and Liu C. Minimum crosstalk channel routing. In Proc. Design Automation Conf, pages 692-696, 1993.
7. L. He, N. Chang, S. Lin, and O. S. Nakagawa. An efficient inductance modeling for on-chip interconnects. In Proc. IEEE Custom Integrated Circuits Conference, pages 457460, 1999.
8. L. He and K. M. Lepak. Simultaneous shield insertion and net ordering for capacitive and inductive coupling minimization. In Proc. Int. Symp. on Physical Design, pages 55-60, 2000.
9. M. Kamon, M. I. Tsuk, and J. K. White. FASTHENRY: A multipole-accelerated 3-D inductance extraction program. IEEE Journal on Microwave Theory and Techniques, 42(9): 1750-1758, September 1994.
10. B. Krauter and S. Mehrotra. Layout based frequency dependent inductance and resistance extraction for on-chip interconnect timing analysis. In P.roc. Design Automation Conf, pages 303-308, 1998.
11. Y. Massoud, S. Majors, T. Bustami, and J. White. Layout techniques for minimizing on-chip interconnect self inductance. In Proc. Design Automation Conf, pages 566-571, 1998.
12. Allen Nussbaum. Electromagnetic theory for engineers and scientists. Englewood Cliffs, N.J., 1965.
13. S. Ramo, J. Whinnery, and T. Duzer. Fields and waves in communication electronics. New York: John Wiley & Sons Inc, 1984.
14. P. Restle, A. Ruehli, and S. Walker. Dealing with inductance in high-speed chip design. In Proc. Design Automation Conf, pages 904-909, 1999.
15. A. E. Ruehli. Inductance calculation in a complex integrated circuit environment. IBM Journal of Research and Development, pages 470-481, September 1972.
16. K. L. Shepard and V. Narayanan. Noise in deep submicron digital design. In Proc. Int. Conf. on Computer Aided Design, pages 524-531, 1996.
17. T. Xue and E. S. Kuh. Post global routing crosstalk synthesis. IEEE Trans, on Computer-Aided Design of Integrated Circuits and Systems, 16:1418-1430, December 1997.