Full-Chip Routing Optimization With RLC Crosstalk Budgeting

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Volumn 23, Issue 3, 2004, Pages 366-377

  Xiong, Jinjun ^a   He, Lei ^a  

^a University of California   (United States)

Author keywords

Budgeting; Crosstalk; Inductance; Interconnect optimization; Routing; Shielding

Indexed keywords

ALGORITHMS; BUDGET CONTROL; CONGESTION CONTROL (COMMUNICATION); INDUCTANCE; INTERCONNECTION NETWORKS; LINEAR PROGRAMMING; PROBLEM SOLVING; RISK ASSESSMENT; ROUTERS;

CROSSTALK BUDGETING; ROUTING OPTIMIZATION;

CROSSTALK;

EID: 1642277898     PISSN: 02780070     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCAD.2004.823347     Document Type: Article

References (29)

1. K. L. Shepard and V. Narayanan, "Noise in deep submicron digital design," in Proc. Int. Conf. Computer-Aided Design, 1996, pp. 524-531.
2. L. He, Interconnect Modeling and Design With Consideration of On-Chip Inductance, Chapter 5 in Layout Optimization in VLSI Designs, D. Z. Du and S. Sapatnekar, Eds. Norwell, MA: Kluwer, 2001.
3. T. Gao and C. L. Liu, "Minimum crosstalk channel routing," in Proc. Int. Conf. Computer-Aided Design, Nov. 1993, pp. 692-696.
4. D. A. Kirkpatrick and A. L. Sangiovanni-Vincentelli, "Techniques for crosstalk avoidance in the physical design of high-performance digital systems," in Proc. Int. Conf. Computer-Aided Design, Nov. 1994, pp. 616-619.
5. K. Chaudhary, A. Onozawa, and E. S. Kuh, "A spacing algorithm for performance enhancement and cross-talk reduction," in Proc. Int. Conf. Computer-Aided Design, 1993, pp. 697-702.
6. L. He, N. Chang, S. Lin, and O. S. Nakagawa, "An efficient inductance modeling for on-chip interconnects," in Proc. CICC, 1999, pp. 457-460.
7. L. He and K. M. Lepak, "Simultaneous shielding insertion and net ordering for capacitive and inductive coupling minimization," in Proc. Int. Symp. Phys. Design, 2000, pp. 55-60.
8. Y. Cao, C. M. Hu, X. Huang, A. B. Kahng, S. Muddu, D. Stroobandt, and D. Sylvester, "Effects of global interconnect optimizations on performance estimation of deep submicron design," in Proc. Int. Conf. Computer-Aided Design, 2000, pp. 56-61.
9. G. Zhong, H. Wang, C.-K. Koh, and K. Roy, "A twisted bundle layout structure for minimizing inductive coupling noise," in Proc. Int. Conf. Computer-Aided Design, 2000, pp. 406-411.
10. Y. Massoud, J. Kawa, D. MacMillen, and J. White, "Modeling and analysis of differential signaling for minimizing inductive cross-talk," in Proc. Design Automation Conf., 2001, pp. 804-809.
11. T. Xue, E. S. Kuh, and D. Wang, "Post global routing crosstalk risk estimation and reduction," in Proc. Int. Conf. Computer-Aided Design, Nov. 1996, pp. 302-309.
12. P. Chen, Y. Kukimoto, C.-C. Teng, and K. Keutzer, "On convergence of switching windows computation in presence of crosstalk noise," in Proc. Int. Symp. Phys. Design, 2002, pp. 84-89.
13. T. Xue and E. S. Kuh, "Post global routing crosstalk synthesis," IEEE Trans. Computer-Aided Design, vol. 16, pp. 1418-1430, Dec. 1997.
14. H. Zhou and D. F. Wong, "Global routing with crosstalk constraints," IEEE Trans. Computer-Aided Design, vol. 18, pp. 1683-1688, Nov. 1999.
15. K. M. Lepak, J. D. Ma, M. Xu, and L. He, "Simultaneous Shield Insertion and Net Ordering for Capacitive and Inductive Coupling Minimization," Univ. of Wisconsin, Madison, Tech. Rep. ECE-00-002, 2000.
16. M. Kamon, M. Tsuk, and J. White, "Fasthenry: A multipole-accelerated 3D inductance extraction program," IEEE Trans. MTT, p. 1758, 1994.
17. M. Xu and L. He, "An efficient model for frequency-based on-chip inductance," in Proc. Great Lake Symp. VLSI, 2001, pp. 115-120.
18. J. Cong, L. He, A. B. Kahng, D. Noice, N. Shirali, and S. H.-C. Yen, "Analysis and justification of a simple, practical 2 1/2-D capacitance extraction methodology," in Proc. Design Automation Conf., 1997, pp. 627-632.
19. J. Chen and L. He, "Determination of worst-case crosstalk noise for nonswitching victims in GHz+ interconnects," in ASP-DAC, 2003, pp. 162-167.
20. D. C. Montgomery, Design and Analysis of Experiments. New York: Wiley, 2001.
21. G. Levine, A Guide to SPSS for Analysis of Variance. Hillsdale, N.J.: Lawrence Erlbaum, 1991.
22. G. E. P. Box, W. G. Hunter, and J. S. Hunter, Statistics for Experimenters: An Introduction to Design, Analysis, and Model Building. New York: Wiley, 1978.
23. J. E. Dennis, D. M. Gay, and R. E. Welsch, "An adaptive nonlinear least-squares algorithm," ACM Trans. Math. Software, pp. 348-368, 1981.
24. P. H. Sherrod, NLREG 4.0: A nonlinear regression algorithm shareware, 1998.
25. J. Cong and B. Preas, "A new algorithm for standard cell global routing," in Proc. Int. Conf. Computer-Aided Design, Nov. 1988, pp. 176-179.
26. S. G. Nash and A. Sofer, Linear and Nonlinear Programming. New York: McGraw-Hill, 1996.
27. ILOG CPLEX Optimizers http://www.ilog.com/products/cplex/ [Online]
28. Ip-solver 3.2: A Public Domain (MI)LP Solver, M. Berkelaar. ftp://ftp.ics.ele.tue.nl/pub/lp_solve/ [Online]
29. M. Wang, X. Yang, and M. Sarrafzadeh, "DRAGON2000: Standard-cell placement tool for large industry circuits," in Proc. Int. Conf. Computer-Aided Design, 2000, pp. 260-263.