Design and simulation of a nanoelectronic single-electron universal Fredkin gate

IEEE Transactions on Circuits and Systems I: Regular Papers

Volumn 51, Issue 12, 2004, Pages 2395-2403

  Zardalidis, George T ^a   Karafyllidis, Ioannis ^a  

^a DEMOCRITUS UNIVERSITY OF THRACE   (Greece)

Author keywords

Fredkin gate (F gate); Nanoelectronics; Single electronics

Indexed keywords

COMPUTER SIMULATION; COULOMB BLOCKADE; ELECTRON TUNNELING; LOGIC CIRCUITS; LOGIC DESIGN; MONTE CARLO METHODS;

FREDKIN GATE (F-GATE); NANOELECTRONICS; SINGLE ELECTRONICS;

LOGIC GATES;

EID: 10944229100     PISSN: 10577122     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCSI.2004.838310     Document Type: Article

References (25)

1. C. J. Gorter, "A possible explanation of the increase of the electrical resistance of thin metal films at low temperatures and small field strengths," Phys., vol. 17, pp. 777-780, 1951.
2. K. F. Goser, C. Pacha, A. Kanstein, and M. L. Rossmann, "Aspects of systems and circuits for nanoelectronics," Proc. IEEE, vol. 85, pp. 558-573, Apr. 1997.
3. K. K. Likharev, "Single-electron devices and their applications," Proc. IEEE, vol. 87, pp. 606-632, Apr. 1999.
4. R. Compano, Ed., Technology Roadmap for Nanoelectronics. Luxembourg, Germany: Office for official publications of the European Communities, Nov. 2000.
5. A. N. Korotkov, R. H. Chen, and K. K. Likharev, "Possible performance of capacitively coupled single electron transistors in digital circuits," J. Appl. Phys., vol. 78, pp. 2520-2530, 1995.
6. N. J. Stone and H. Ahmed, "Silicon single-electron memory structure," Microelectron. Eng., vol. 41/42, pp. 511-514, 1998.
7. M. Sean, T. Morie, M. Nagata, and A. Iwata, "A stochastic associative memory using single-electron tunnelling devices," IECE Trans. Electron., vol. E81-C, pp. 30-35, 1998.
8. C. Wasshuber, H. Kosina, and S. Selberherr, "A comparative study of single electron memories," IEEE Trans. Electron Devices, vol. 45, pp. 2365-2371, Nov. 1998.
9. K. Yano, T. Ishii, T. Sano, T. Mine, F. Murai, T. Hashimoto, T. Kobayashi, T. Kure, and K. Seki, "Single-electron memory for giga-to-tera bit storage," Proc. IEEE, vol. 87, pp. 633-651, Apr. 1999.
10. A. Fujiwara, Y. Takahashi, K. Yamazaki, H. Namatsu, M. Nagase, K. Kurihara, and K. Murase, "Double-island single-electron devices - a useful unit device for single-electron logic LSIs," IEEE Trans. Electron Devices, vol. 46, pp. 954-959, May 1999.
11. H. Fukui, M. Fujishima, and K. Hoh, "Simple and stable single-electronics logic utilizing tunnel junction load," Jpn. J. Appl. Phys., vol. 34, pp. 1345-1350, 1995.
12. H. Iwamura, M. Akazawa, and Y. Amemiya, "Single-electron majority logic gates," IEICE Trans. Electron., vol. E81-C, pp. 42-49, 1998.
13. N. Asahi, M. Akazawa, and Y. Amemiya, "Single-electron logic devices based on the binary decision diagram device," IEEE Trans. Electron Devices, vol. 44, pp. 1109-1116, July 1997.
14. I. Karafyllidis, "Single-electron OR gate," Electron. Lett., vol. 36, pp. 407-408, 2000.
15. M. M. Dasigenis and I. Karafylidis, "A single-electron XOR gate," Microelectron. J., vol. 32, pp. 117-119, 2001.
16. G. T. Zardalidis and I. Karafyllidis, "A single-electron half-adder," Microelectron. J., vol. 33, pp. 265-269, 2002.
17. G. T. Zardalidis and I. Karafyllidis, "Design and simulation of a single-electron full-adder," Proc. IEE Circuits, Devices, Syst., vol. 150, pp. 173-177, 2003.
18. I. Karafyllidis, "Design and simulation of a single-electron random-access memory array," IEEE Trans. Circuits Syst. I, vol. 49, pp. 1370-1375, Sept. 2002.
19. D. V. Averin and K. K. Likharev, "Possible applications of the single charge tunnelling," in Single Charge Tunnelling, H. Grabert and M. H. Devorter, Eds. New York: Plenum Press, 1992, pp. 311-332.
20. I. Karafyllidis, "Determination of lowest energy state in single-electron circuits," Electron. Lett., vol. 34, pp. 2401-2403, 1998.
21. L. R. C. Fonseca, A. N. Korotkov, K. K. Likharev, and A. A. Odintsov, "A numerical study of the dynamics and statistics of single-electron systems," J. Appl. Phys., vol. 78, pp. 3238-3251, 1995.
22. R. H. Chen, A. N. Korotkov, and K. K. Likharev, "Single-electron transistor logic," Appl. Phys. Lett., vol. 68, pp. 1954-1956, 1996.
23. I. Karafyllidis, "A simulator for single-electron devices and circuits based on simulated annealing," Superlattices and Microstructures, vol. 25, pp. 567-572, 1999.
24. C. Wasshuber, H. Kosina, and S. Selberherr, "SIMON - a simulator for single-electron tunnel devices andcircuits," IEEE Trans. Computer-Aided Design, vol. 16, pp. 937-944, 1997.
25. E. Fredkin and T. Toffoli, "Conservative logic," Int. J. Theor. Phys., vol. 21, no. 3-4, 1982.