-
1
-
-
0029717454
-
-
1996.
-
T. Ogura, M. Nakanishi, T. Baba, Y. Nakabayashi, and R. Kasai, "A 336-kbit content addressable memory for highly parallel image processing," Proc. of IEEE Custom Integrated Circuits Conference, pp.273-276, 1996.
-
M. Nakanishi, T. Baba, Y. Nakabayashi, and R. Kasai, "A 336-kbit Content Addressable Memory for Highly Parallel Image Processing," Proc. of IEEE Custom Integrated Circuits Conference, Pp.273-276
-
-
Ogura, T.1
-
2
-
-
85027116681
-
-
1993.
-
T. Yamashita, T. Shibata, and T. Ohmi, "Neuron MOS winner-take-all circuit and its application to associative memory," IEEE Int. Solid-State Circuits Conf. Dig., pp.236-237, 1993.
-
T. Shibata, and T. Ohmi, "Neuron MOS Winner-take-all Circuit and Its Application to Associative Memory," IEEE Int. Solid-State Circuits Conf. Dig., Pp.236-237
-
-
Yamashita, T.1
-
3
-
-
84941516894
-
-
1972.
-
K. Nakano, "Associatron -A model of associative memory," IEEE Trans. Syst., Man & Cybern., vol.SMC-2, pp.380-388, 1972.
-
"Associatron -A Model of Associative Memory," IEEE Trans. Syst., Man & Cybern., Vol.SMC-2, Pp.380-388
-
-
Nakano, K.1
-
6
-
-
85027137231
-
-
1995.
-
T. Miki, M. Shimono, and T. Yamakawa, "A chaos hardware unit employing the peak point modulation," Proc. Int. Symp. Nonlinear Theory and its Applications, pp.2530, 1995.
-
M. Shimono, and T. Yamakawa, "A Chaos Hardware Unit Employing the Peak Point Modulation," Proc. Int. Symp. Nonlinear Theory and Its Applications, Pp.2530
-
-
Miki, T.1
-
7
-
-
0347687535
-
-
1990.
-
L.J. Geerligs, V.F. Anderegg, P.A.M. Holweg, J.E. Mooij, H. Pothier, D. Esteve, C. Urbina, and M.H. Devoret, "Frequency-locked turnstile device for single electrons," Phys. Rev. Lett., vol.64, no.22, pp.2691-2694, 1990.
-
V.F. Anderegg, P.A.M. Holweg, J.E. Mooij, H. Pothier, D. Esteve, C. Urbina, and M.H. Devoret, "Frequency-locked Turnstile Device for Single Electrons," Phys. Rev. Lett., Vol.64, No.22, Pp.2691-2694
-
-
Geerligs, L.J.1
-
8
-
-
21544465440
-
-
1992.
-
J.R. Tucker, "Complementary digital logic based on the coulomb blockade," J. Appl. Phys., vol.72, no.9, pp.43994413, 1992.
-
"Complementary Digital Logic Based on the Coulomb Blockade," J. Appl. Phys., Vol.72, No.9, Pp.43994413
-
-
Tucker, J.R.1
-
9
-
-
85027139296
-
-
1992.
-
D. Esteve, "Transferring electrons one by one," in Single Charge Tunneling: Coulomb Blockade Phenomena in Nanostructures, ed. H. Grabert and M.H. Devoret, pp.109137, Plenum Press, New York, 1992.
-
"Transferring Electrons One by One," in Single Charge Tunneling: Coulomb Blockade Phenomena in Nanostructures, Ed. H. Grabert and M.H. Devoret, Pp.109137, Plenum Press, New York
-
-
Esteve, D.1
-
10
-
-
0000180240
-
-
1997.
-
M. Akazawa and Y. Amemiya, "Boltzmann machine neuron circuit using single-electron tunneling," Appl. Phys. Lett., vol.70, no.5, pp.670-672, 1997.
-
And Y. Amemiya, "Boltzmann Machine Neuron Circuit Using Single-electron Tunneling," Appl. Phys. Lett., Vol.70, No.5, Pp.670-672
-
-
Akazawa, M.1
-
11
-
-
85027166353
-
-
1994.
-
N. Kuwamura, K. Taniguchi, and C. Hamaguchi, "Simulation of single-electron logic circuits," IEICE Trans., V01.J77-C-II, no.5, pp.22I-228, 1994.
-
K. Taniguchi, and C. Hamaguchi, "Simulation of Single-electron Logic Circuits," IEICE Trans., V01.J77-C-II, No.5, Pp.22I-228
-
-
Kuwamura, N.1
|