A methodology for the simultaneous design of supply and signal networks

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Volumn 23, Issue 12, 2004, Pages 1614-1624

  Su, Haihua ^a   Hu, Jiang ^b   Sapatnekar, Sachin S ^c   Nassif, Sani R ^a  

^a IBM   (United States)

^b Department of Electrical and Computer Engineering   (United States)

^c University of Minnesota   (United States)

Author keywords

Circuit optimization; Design automation; Power distribution; Routing; Sensitivity

Indexed keywords

COMPUTER NETWORKS; CONGESTION CONTROL (COMMUNICATION); DATA COMMUNICATION EQUIPMENT; ELECTRIC POTENTIAL; NANOSTRUCTURED MATERIALS; SENSITIVITY ANALYSIS; TELECOMMUNICATION TRAFFIC;

CIRCUIT OPTIMIZATION; CURRENT-DENSITY; DESIGN AUTOMATION; POWER DISTRIBUTION;

SIGNAL PROCESSING;

EID: 10044229223     PISSN: 02780070     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCAD.2004.837728     Document Type: Article

References (27)

1. C. J. Alpert, J. Hu, S. S. Sapatnekar, and P. G. Villarrubia, "A practical methodology for early buffer and wire resource allocation," in Proc. Design Automation Conference, Las Vegas, NV, June 2001, pp. 189-194.
2. C. J. Alpert, T. C. Hu, J. H. Huang, A. B. Kahng, and D. Karger, "Primdijkstra tradeoffs for improved performance-driven routing tree design," IEEE Trans. Computer-Aided Design, vol. 14, pp. 890-896, July 1995.
3. P. T. Boggs and J. W. Tolle, Sequential Quadratic Programming. Cambridge, U.K.: Cambridge Univ. Press, 1995.
4. H. H. Chen and D. D. Ling, "Power supply noise analysis methodology for deep-submicron VLSI chip design," in Proc. Design Automation Conf., Anaheim, CA, June 1997, pp. 638-643.
5. H. H. Chen and J. S. Neely, "Interconnect and circuit modeling techniques for full-chip power supply noise analysis," IEEE Trans. Comp., Packag., Manufact. Technol. B, vol. 21, pp. 209-215, Aug. 1998.
6. C. Chiang and M. Sarrafzadeh, "Global routing based on steiner min-max tree," IEEE Trans. Computer-Aided Design, vol. 9, pp. 1318-1325, Dec. 1990.
7. A. R. Conn, R. A. Haring, and C. Visweswariah, "Noise considerations in circuit optimization," in Proc. Int. Conf. Computer-Aided Design, San Jose, CA, Nov. 1998, pp. 220-227.
8. S. W. Director and R. A. Rohrer, "The generalized adjoint network and network sensitivities," IEEE Trans. Circuit Theory, vol. 16, pp. 318-323, Aug. 1969.
9. P. Feldmann, T. V. Nguyen, S. W. Director, and R. A. Rohrer, "Sensitivity computation in piecewise approximation circuit simulation," IEEE Trans. Computer-Aided Design, vol. 10, pp. 171-183, Feb. 1991.
10. P. E. Gill, W. Murray, M. A. Saunders, and M. H. Wright, User's Guide for SOL/QPSOL: A Fortran Package for Quadratic Programming. Stanford, CA: Dept. Oper. Res., Stanford Univ., July 1983.
11. J. Hu and S. S. Sapatnekar, "A timing-constrained algorithm for simultaneous routing of multiple nets," in Proc. Int. Conf. Computer-Aided Design, San Jose, CA, 2000, pp. 99-103.
12. J. N. Kozhaya, S. R. Nassif, and F. N. Najm, "Fast power grid simulation," in Proc. Design Automation Conf., Los Angeles, CA, June 2000, pp. 156-161.
13. J. D. Z. Ma and L. He, "Simultaneous signal and power routing under Keff model," in Proc. Int. Workshop Syst. -Level Interconnect Prediction, Sonoma, CA, 2001, pp. 175-182.
14. _, "Toward global routing with RLC crosstalk constraints," in Proc. Design Automation Conf., New Orleans, LA, 2002, pp. 669-672.
15. T. Mitsuhashi and E. S. Kuh, "Power and ground network topology optimization for cell-based VLSIs," in Proc. Design Automation Conf., Anaheim, CA. June 1992, pp. 524-529.
16. R. Nair, "A simple yet effective technique for global wiring," IEEE Trans. Computer-Aided Design, vol. 6, pp. 165-172, Mar. 1987.
17. S. R. Nassif and J. N. Kozhaya, "Fast power grid simulation," in Proc. Design Automation Conf., Los Angeles, CA, June 2000, pp. 156-161.
18. L. T. Pillage, R. A. Rohrer, and C. Visweswariah, Electronic and System Simulation Methods. New York: McGraw-Hill, 1995.
19. The International Technology Roadmap for Semiconductors (1999). [Online], Available: http://public.itrs.net/Files/1999_SIA_Roadmap
20. E. Shragowitz and S. Keel, "A global router based on a multicommodity flow model," Integration: VLSI J., vol. 5, no. 1, pp. 3-16, 1987.
21. H. Su, K. H. Gala, and S. S. Sapatnekar, "Fast analysis and optimization of power/ground networks," in Proc. Int. Conf. Computer-Aided Design, San Jose, CA, Nov. 2000, pp. 477-480.
22. H. Su. S. S. Sapatnekar, and S. R. Nassif, "An algorithm for optimal decoupling capacitor sizing and placement for standard cell layouts," in Proc. Int. Symp. Phys. Design, San Diego, CA, 2002, pp. 68-73.
23. X. Tan, C. J. R. Shi, D. Lungeanu, J. Lee, and L. Yuan, "Reliability-constrained area optimization of VLSI power/ground networks via sequence of linear programmings," in Proc. Design Automation Conf., New Orleans. LA, June 1999, pp. 156-161.
24. B. S. Ting and B. N. Tien, "Routing and techniques for gate array," IEEE Trans. Computer-Aided Design, vol. 2, pp. 301-312, Oct. 1983.
25. K. Wang and M. Marek-Sadowska, "On-chip power supply network optimization using multigrid-based technique," in Proc. Design Automation Conf., Los Angeles, CA, June 2003. pp. 113-118.
26. X. Wu, X. Hong, Y. Cai, C. K. Cheng, J. Gu, and W. Dai, "Area minimization of power distribution network using efficient nonlinear programming techniques," in Proc. Int. Conf. Computer-Aided Design, San Jose, CA, 2001, pp. 153-157.
27. M. Zhao, R. V. Panda, S. S. Sapatnekar, T. Edwards, R. Chaudhry, and D. Blaauw, "Hierarchical analysis of power distribution networks," in Proc. Design Automation Conf., Los Angeles, CA, June 2000, pp. 481-486.