On-chip power supply network optimization using multigrid-based technique

Proceedings - Design Automation Conference

Volumn , Issue , 2003, Pages 113-118

  Wang, Kai ^a   Marek Sadowska, Malgorzata ^a  

^a University of California   (United States)

Author keywords

Congestion aware; Multigrid; Power supply noise

Indexed keywords

CAPACITANCE; CIRCUIT THEORY; MICROPROCESSOR CHIPS; OPTIMIZATION; SWITCHING; TIME VARYING NETWORKS;

MULTIGRID-BASED TECHNIQUES;

ELECTRIC POWER SYSTEMS;

EID: 0041589384     PISSN: 0738100X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/775832.775864     Document Type: Conference Paper

References (19)

1. H. B. Bakoglu, Circuits, Interconnects and Packaging for VLSI. MA: Addison-Wesley, 1990.
2. S. Boyd, L. Vandenberghe, A. El Gamal, and S. Yun, "Design of Robust Global Power and Ground Networks", Proc. Of ISPD'01, pp. 60-65, 2001.
3. R. Chaudhry, D. Blaauw, R. Panda, T. Edwards, "Current signature compression for IR-drop analysis", Proc. of Design Automation Conference, June 2000.
4. W. L. Briggs. "A Multigrid Tutorial", SIAM, 1987.
5. S. Chowdhury, "Optimum Design of Reliable IC Power Networks Having General Graph Topologies,"Proc. of Design Automation Conf., pp. 787-790, 1989.
6. A. R. Conn, R. A. Haring, and C. Visweswariah. "Noise Consideration in Circuit Optimization", Proc. ICCAD, pp. 220-227, Nov. 1998.
7. R. Dutta and M. Marek-Sadowska, "Automatic sizing of power/ground (P/G) networks in VLSI," Proc. of Design Automation Conf., pp, 783-786, 1989.
8. K. Gala, V. Zolotov, R. Panda, B. Young, J. Wang, and D. Blaauw, "On chip inductance modeling and analysis", Proc. Design Automation Conference, June 2000.
9. W. Hackbusch, "Multi-Grid Methods and Applications", Springer-Verlag Berlin, 1985.
10. J. N. Kozhaya, S. R. Nassif, and F. N. Najm, "Multigrid-like Technique for Power Grid Analysis", Proc. of ICCAD, pp. 480-487, Nov. 2001.
11. S. R. Nassif and J. N. Kozhaya, "Fast power grid simulation", Proc of Design Automation Conf., pp.156-161, 2000.
12. S. R. Nassif and O. Fakhouri, "Technology Trends in Power-Grid-Induced Noise", Proc. of SLIP'02, pp. 55-59, Apr. 2002.
13. B. Stanisic, R. Rutenbar, and L. Carley, "Addressing Noise Decoupling in Mixed-Signal IC's: Power distribution Design and Cell Customization", IEEE J. Solid State Circuits, vol. 30, no. 3, pp. 321-326, Mar. 1995.
14. K. Stiiben, and U. Trottenberg. "Multigrid Methods: Fundamental Algorithms, Model Problem Analysis and Applications", Multigrid Methods Proc., 1982.
15. H. Su, S. S. Sapatnekar, and S. R. Nassif, "An Algorithm for Optimal Decoupling Capacitor Sizing and Placement for Standard Cell Layouts", Proc. of ISPD'02, pp. 68-73, Apr. 2002.
16. H. Su, J. Hu, S. S. Sapatnekar, and S. R. Nassif. "Congestion-driven Codesign of Power and Signal Networks", Proc, Design Automation Conference, June 2002.
17. X.-D. S. Tan, C-J. R. Shi, D. Lungeanu, J.-C. Lee, and L.-P. Yuan, "Reliability-Constrained Area Optimization of VLSI Power/Ground Networks via Sequence of Linear Programming", Proc. of Design Automation Conf., pp. 78-83, 1999.
18. X. Wu, X. Hong, Y. Ca, C. K. Chen, J. Gu, and W. Dai, "Area minimization of power distribution network using efficient nonlinear programming techniques", Proc. of ICCAD., pp. 153-157, 2001.
19. S. Zhao, K. Roy, and C.-K. Koh, "Decoupling Capacitance Allocation and Its Application to Power-Supply Noise-Aware Floorplanning", Computer-Aided Design of Integrated Circuits, IEEE Trans. on, pp. 81-92, Jan. 2002.