메뉴 건너뛰기
Proceedings-Design Automation Conference
Volumn , Issue , 2000, Pages 150-155
Hierarchical analysis of power distribution networks
Author keywords

[No Author keywords available]
Indexed keywords

COMPUTER SIMULATION; ELECTRIC NETWORK ANALYSIS; ELECTRIC NETWORK SYNTHESIS; LINEAR PROGRAMMING; MICROPROCESSOR CHIPS; NUMERICAL METHODS; POWER SUPPLY CIRCUITS;
EID: 0033720566     PISSN: 0738100X     EISSN: None     Source Type: Journal    
DOI: 10.1109/DAC.2000.855294     Document Type: Article
Times cited : (95)
References (12)
  • 2
    • 0031619177 scopus 로고    scopus 로고
    • Full-chip verification methods for DSM power distribution systems
    • G. Steele D. Overhauser S. Rochel Z. Hussain Full-chip verification methods for DSM power distribution systems DAC 744 749 DAC 1998
    • (1998) , pp. 744-749
    • Steele, G.1    Overhauser, D.2    Rochel, S.3    Hussain, Z.4
  • 3
    • 0030704451 scopus 로고    scopus 로고
    • Power supply noise analysis methodology for deep-submicron VLSI chip design
    • H. Chen D. Ling Power supply noise analysis methodology for deep-submicron VLSI chip design DAC 638 643 DAC 1997
    • (1997) , pp. 638-643
    • Chen, H.1    Ling, D.2
  • 4
    • 0032597773 scopus 로고    scopus 로고
    • The challenge of designing global signals in UDSM CMOS
    • S. Taylor The challenge of designing global signals in UDSM CMOS CICC 429 435 CICC 1999
    • (1999) , pp. 429-435
    • Taylor, S.1
  • 5
    • 0029358733 scopus 로고
    • Pattern independent minimum current estimation in power and ground buses of CMOS VLSI circuits
    • H. Kriplani F. Najm I. Hajj Pattern independent minimum current estimation in power and ground buses of CMOS VLSI circuits TCAD 14 8 998 1012 1995
    • (1995) TCAD , vol.14 , Issue.8 , pp. 998-1012
    • Kriplani, H.1    Najm, F.2    Hajj, I.3
  • 6
    • 0030672649 scopus 로고    scopus 로고
    • Vector generation for maximum instantaneous current through supply lines for CMOS circuits
    • A. Krstic K. Cheng Vector generation for maximum instantaneous current through supply lines for CMOS circuits DAC 383 388 DAC 1997
    • (1997) , pp. 383-388
    • Krstic, A.1    Cheng, K.2
  • 7
    • 0033359193 scopus 로고    scopus 로고
    • VIP — an input pattern generator for identifying critical voltage drop for deep sub-micron designs
    • Y.-M. Jiang T. Young K. Cheng VIP — an input pattern generator for identifying critical voltage drop for deep sub-micron designs ISLPED 156 161 ISLPED 1999
    • (1999) , pp. 156-161
    • Jiang, Y.-M.1    Young, T.2    Cheng, K.3
  • 8
    • 0004236492 scopus 로고
    • Matrix Computations
    • The Johns Hopkins University Press Baltimore
    • G. H. Golub C. F. V. Loan Matrix Computations 1984 The Johns Hopkins University Press Baltimore
    • (1984)
    • Golub, G.H.1    Loan, C.F.V.2
  • 10
    • 0004116989 scopus 로고
    • Introduction to Algorithms
    • McGraw-Hill New York
    • T. H. Cormen C. E. Leiserson R. L. Rivest Introduction to Algorithms 1990 McGraw-Hill New York
    • (1990)
    • Cormen, T.H.1    Leiserson, C.E.2    Rivest, R.L.3
  • 11
    • 0004173174 scopus 로고
    • Operations Research Deterministic Optimization Models
    • Prentice Hall New Jersey, Englewood Cliffs
    • K. G. Murty Operations Research Deterministic Optimization Models 1995 Prentice Hall New Jersey, Englewood Cliffs
    • (1995)
    • Murty, K.G.1
  • 12
    • 85177128002 scopus 로고    scopus 로고
    • LP SOLVE 2.3 Users' Manual 1998
    • (1998)

* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.