Impact of Lateral Asymmetric Channel Doping on Deep Submicrometer Mixed-Signal Device and Circuit Performance

IEEE Transactions on Electron Devices

Volumn 50, Issue 12, 2003, Pages 2481-2489

  Narasimhulu, K ^a   Sharma, Dinesh K ^a   Ramgopal Rao, V ^a  

^a INDIAN INSTITUTE OF TECHNOLOGY BOMBAY   (India)

Author keywords

Analog; CMOS optimization; Lateral asymmetric channel (LAC); Mixed signal CMOS; Radio frequency (RF) CMOS; System on chip (SoC)

Indexed keywords

AMPLIFIERS (ELECTRONIC); COMPUTER SIMULATION; DIGITAL CIRCUITS; ELECTRIC INVERTERS; INTEGRATED CIRCUITS; MICROPROCESSOR CHIPS; OPTIMIZATION; SEMICONDUCTOR DOPING; TRANSCONDUCTANCE; TRANSISTORS;

LATERAL ASYMMETRIC CHANNELS (LAC); RADIO FREQUENCIES (RF);

MOSFET DEVICES;

EID: 0346707543     PISSN: 00189383     EISSN: None     Source Type: Journal    
DOI: 10.1109/TED.2003.820120     Document Type: Article

References (20)

1. M. Saito, M. Ono, R. Fuzimoto, and T. Yostitomi, "0.15 μm RF CMOS technology compatible with logic CMOS for low-voltage operation," IEEE Trans. Electron Devices, vol. 45, pp. 737-741, Mar. 1998.
2. J. J. P. Bruines, "Process outlook for analog and RF applications," Microelectron. Eng., vol. 54, pp. 35-48, Dec. 2000.
3. C. Fiegna, "The effect of scaling on the performance of small signal MOS amplifiers," in Proc. ISCAS 2000, May 2000, pp. 733-736.
4. D. Buss, "Device issues in the integration of analog/RF functions in deep sub-micron digital CMOS," in IEDM Tech. Dig., Dec. 1999, pp. 423-426.
5. K. Imai, K. Yamaguchi, T. Kudo, N. Kimizuka, and H. Onishi, "CMOS device optimization for system-on-a-chip applications," in IEDM. Tech. Dig., 2000, pp. 455-458.
6. A. J. Annema, "Analog circuit performance and process-scaling, " IEEE Trans. Circuits Syst. II, vol. 46, pp. 717-725, 1999.
7. W. Sansen, "Analog circuit design in scaled CMOS technology," in VLSI Symp. Tech. Dig., 1996, pp. 8-11.
8. K. Bult, "Analog design in deep-sub-micron CMOS," in Proc. ESS-CIRC, 2000, pp. 1-17.
9. M. J. M. Pelgrom and M. Vertregt, "CMOS technology for mixed signal ICs," Solid-State Electron., vol. 41, no. 7, pp. 967-974, 1997.
10. K. Bult, "Analog broadband communication circuits in pure digital deep sub-micron CMOS," in IEEE ISSCC Tech. Dig., 1999, pp. 76-77.
11. S. Odanaka and A. Hiroki, "Potential design and transport property of 0.1-μm MOSFET with asymmetric channel profile," IEEE Trans. Electron Devices, vol. 44, pp. 595-600, Apr. 1997.
12. B. Cheng, A. Inani, V. R. Rao, and J. C. S. Woo, "Channel engineering for high-speed sub-1.0 V power supply deep sub-micron CMOS," in VLSI Symp. Tech. Dig., 1999, pp. 69-70.
13. H. V. Deshpande, B. Cheng, and J. C. S. Woo, "Analog device design for low-power mixed mode applications in sub-micron technology," IEEE Electron Dev. Lett., vol. 22, Dec. 2001.
14. D. G. Borse, K. N. M. Rani, N. K. Jha, A. N. Chandorkar, J. Vasi, V. R. Rao, B. Cheng, and J. C. S. Woo, "Optimization and realization of sub-10-nm channel length single halo p-MOSFETs," IEEE Trans. Electron Devices, vol. 49, pp. 1077-1078, June 2002.
15. N. K. Jha, M. S. Baghini, and V. R. Rao, "Performance and reliability of single halo deep sub-micron p-MOSFETs for analog applications," Proc. IPFA, pp. 35-39, July 2002.
16. ISE-TCAD Manuals, 2000, Release 6.0.
17. B. Cheng, V. R. Rao, and J. C. S. Woo, "Exploration of velocity overshoot in a high-performance deep sub 100 nm SOI MOSFET with asymmetric channel profile," IEEE Electron Device Lett., vol. 20, pp. 538-540, Oct. 1999.
18. M. Ismail and T. Fiez, Analog VLSI Signal and Information Processing. New York: McGraw-Hill, 1994.
19. R. Geiger, P. E. Allen, and N. R. Strader, Analog and Digital VLSI Design Techniques: McGraw-Hill, 1994.
20. International Technology Roadmap for Semiconductors, 2001.