Novel technique for testing FPGAs

Proceedings -Design, Automation and Test in Europe, DATE

Volumn , Issue , 1998, Pages 89-94

  Metra, C ^a   Mojoli, G ^b   Pastore, S ^b   Salvi, D ^b   Sechi, G ^c  

^a UNIVERSITY OF BOLOGNA   (Italy)

^b UNIVERSITY OF MILAN   (Italy)

^c CNR   (Italy)

Author keywords

[No Author keywords available]

Indexed keywords

MODIFIABILITY; NOVEL TECHNIQUES;

FIELD PROGRAMMABLE GATE ARRAYS (FPGA);

EID: 0001794841     PISSN: 15301591     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DATE.1998.655841     Document Type: Conference Paper

References (18)

1. X. Inc., The Programmable Logic Data Book. 1996.
2. X. T. Chen,W. K. Huang, F. Lombardi, and X. Sun, "A Row-Based FPGA for Single and Multiple Stuck-At Fault Detection," in Proc. of IEEE Int. Work. on Defect and Fault Tolerance in VLSI Systems, pp. 225-233, 1995.
3. W. K. Huang and F. Lombardi, "An Approach for Testing Programmable/Configurable Field Programmable Gate Arrays," in Proc. of IEEE VLSI Test Symp., pp. 450-455, 1996.
4. T. Inoue, H. Fujiwara, H. Michinishi, T. Yokohira, and T. Okamoto, "Universal Test Complexity of Field-Programmable Gate Arrays," in Proc. of Asian Test Symp., pp. 259-265, 1995.
5. C. Stroud, P. Chen, and M. Abramovici, "Built-In Self-Test of Logic Blocks in FPGAs," in Proc. of IEEE VLSI Test Symp., pp. 387-392, 1996.
6. M. Abramovici and C. Stroud, "ILA BIST for FPGAs: A Free Lunch with Gourmet Food," in Proc. of 2nd IEEE Int. On-Line Testing Work., pp. 91-95, 1996.
7. W. K. Huang, X. T. Chen, and F. Lombardi, "On the Diagnosis of Programmable Interconnect Systems: Theory and Application," in Proc. of IEEE VLSI Test Symp., pp. 204-209, 1996.
8. N. Itazaki, Y. Matsumoto, and K. Kinoshita, "BIST for CLBs of a Look-Up Table Type FPGA-A Comparator Based BIST Technique under Definite Fault Models," in Proc. of 3rd IEEE Int. On-Line Testing Work., pp. 202-206, 1997.
9. M. Renovell, J. Figueras, and Y. Zorian, "Test of RAMBased FPGA: Methodology and Application to the Interconnect," in Proc. of IEEE VLSI Test Symp., pp. 230-237, 1997.
10. A. L. Burress and P. K.Lala, "Logic Design for Self-Checking FPGA Implementation," in Proc. of 3rd IEEE Int. On-Line Testing Work., pp. 207-211, 1997.
11. M. Alderighi, E. Gummati, V. Piuri, and G. Sechi, "A FPGAbased Implementation of a Fault Tolerant Neural Architecture for Photon Identification," in fpga, pp. 166-172, 1997.
12. E. G. Tanzi, "Photon Counting and Analog Intensified Imagers for UV and X-Ray Radiation," in IFCTR-CNR Tech. Rep., 1995.
13. S. DAngelo, L. Mantoani, R. Mazzei, S. Russo, and G. Sechi, "Modular design of communication node prototype," pp. 170-175, 1997.
14. M. Renovell, J. Figueras, and Y. Zorian, "Testing the Interconnect Strucutre of Uncofigured IFPGA," in Proc. of IEEE European Test Work., pp. 125-129, 1996.
15. H. Michinishi, T. Yokohira, T. Okamoto, T. Inoue, and H. Fujiwara, "A test methodology for interconnect structures of LUT-based FPGAs," in Proc. of Asian Test Symp., pp. 68-74, 1996.
16. M. Abramovici, E. Lee, and C. Stroud, "BIST-Based Diagnostic of FPGA Logic Blocks," in Proc. of 3rd IEEE Int. On-Line Testing Work., pp. 196-201, 1997.
17. C.Metra, M. Favalli, P. Olivo, and B. Ricco, "CMOS Checkers with Testable Bridging and Transistor Stuck-on Faults," in Proc. of IEEE Int. Test Conf., pp. 948-957, 1992.
18. C. Metra, M. Favalli, P. Olivo, and B. Ricco, "On-Line Detection of Bridging and Delay Faults in Functional Blocks of CMOS Self-Checking Circuits," to appear in IEEE Trans. on CAD.