Performance of reconfigurable architectures for image-processing applications

Journal of Systems Architecture

Volumn 49, Issue 4-6, 2003, Pages 193-210

  Benitez, Domingo ^a  

^a UNIVERSITY OF LAS PALMAS DE GRAN CANARIA   (Spain)

Author keywords

Computer architecture; Configurable computing; FPGA; Performance evaluation

Indexed keywords

BENCHMARKING; GENERAL PURPOSE COMPUTERS; IMAGE PROCESSING; MICROPROCESSOR CHIPS;

RECONFIGURABLE ARCHITECTURES;

COMPUTER SCIENCE;

EID: 0141963417     PISSN: 13837621     EISSN: None     Source Type: Journal    
DOI: 10.1016/S1383-7621(03)00065-1     Document Type: Article

References (36)

1. Benitez D. Modular architecture for custom-built systems oriented to real-time computer vision: application to color recognition. Journal of System Architecture. 42:1997;709-723.
2. Benítez D., Cabrera J. Reactive computer vision system with reconfigurable architecture. Proc. ICVS'99. Lecture Notes in Computer Science. vol. 1542:1999;348-360 Springer-Verlag, Heidelberg.
3. Bolsens I. Challenges and opportunities for FPGA platforms. Proc. FPL'2002. Lecture Notes in Computer Science. vol. 2438:2002;391-392 Springer-Verlag, Heidelberg.
4. Buell D.A., Arnold J.M., Kleinfelder W.J., Splash2:1996;IEEE Computer Society Press.
5. Celoxica RC1000-PP Hardware Reference Manual. 1998;Celoxica.
6. Celoxica Handel-C Language Reference Manual. 1998;Celoxica.
7. Callahan T.J., Kouser J.R., Wawrzynek J. The Garp architecture and C compiler. IEEE Computer. 33:2000;62-69.
8. Y. Chou, P. Pillai, H. Schmit, J.P. Shen, PipeRench implementation of the instruction path coprocessor, in: Proc. Int. Symp. Microarchitecture, 2000, pp. 147-158.
9. Compton K., Hauck S. Reconfigurable computing: a survey of systems and software. ACM Computing Surveys. 34:2002;171-210.
10. Conte T.M., Dubey P.K., Jennings M.D., Lee R.B., Peleg A., Rathnam S., Schlansker M.S., Song P., Wolfe A. Challenges to combining general-purpose and multimedia processors. IEEE Computer. 30:1997;33-37.
11. Diefendorff K., Dubey P.K. How multimedia workloads will change processor design? IEEE Computer. 30:1997;43-45.
12. Gent G., Smith S., Haviland R. An FPGA-based custom coprocessor for automatic image segmentation applications. Proc. FCCM'94. 1994;172-179 IEEE Computer Society Press.
13. Goldstein S.C., Schmit H., Budiu M., Cadambi S., Moe M., Taylor R.R. PipeRench: a reconfigurable architecture and compiler. IEEE Computer. 33:2000;70-77.
14. Green P., Vakondios M., Edwards M. An evaluation of an FPGA run-time support system. Proc. DSD'02. 2002;299-306 IEEE Computer Society.
15. R. Hartenstein, Reconfigurable computing: a new business model - and its Impact on SoC Design (invited keynote), in: Int. Symp. on Digital System Design, Warzaw, Poland, September 2001.
16. J.R. Hauser, Augmenting a Microprocessor with Reconfigurable Hardware, Ph.D. Thesis, University of California, Berkeley, 2000.
17. Iseli C., Sanchez E. Spyder: A SURE (Superscalar and Reconfigurable) processor. Journal of Supercomputing. 9:1995;231-252.
18. Komarek T., Pirsch P. Array architectures for block matching algorithms. IEEE Transactions on Circuits and Systems. 36:1989;1301-1308.
19. Laufer R., Taylor R.R., Schmit H. PCI PipeRench and the SwordAPI - A system for streaming-based reconfigurable computing. Proc. FCCM'99. 1999;200-208 IEEE Computer Society Press.
20. C. Lee, M. Potkonjak, W. Mangione-Smith, MediaBench: a tool for evaluating and synthesizing multimedia and communications systems, in: Int. Symp. Microarchitecture, 1997, pp. 330-335.
21. Miyamori T., Olukotun K. A quantitative analysis of reconfigurable coprocessors for multimedia applications. Proc. FCCM'98. 1998;2-11 IEEE Computer Society Press.
22. Pitas I. Introduction to parallel digital image processing. Parallel Algorithms for Digital Image Processing, Computer Vision and Neural Networks. 1993;1-9 John Wiley and Sons.
23. Pratt W. Digital Image Processing. 1991;John Wiley.
24. Ranganathan P., Adve S.V., Jouppi N.P. Performance of image and video processing with general-purpose processors and media ISA extensions. Proc. ISCA'26. ACM Computer Architecture News. 27:1999;124-135.
25. Ranganathan P., Adve S.V., Jouppi N.P. Reconfigurable caches and their application to media processing. Proc. ISCA'27. ACM SIGARCH Computer Architecture News. 28:2000;214-224.
26. Sima M., Vassiliadis S., Cotofana S., Van Eijndhoven J., Vissers K. Field-programable custom computing machines: a taxonomy. Proc. FPL'2002. Lecture Notes in Computer Science. vol. 2438:2002;79-88 Springer-Verlag, Heidelberg.
27. N. Slingerland, A. Smith, Cache performance for multimedia applications, in: Proc. Int. Conf. Supercomputing, 2001, pp. 204-217.
28. Singh H., Lee M., Lu G., Kurdahi F.J., Bagherzadeh N., Chaves Filho E.M. MorphoSys: an integrated reconfigurable system for data-parallel and computation-intensive applications. IEEE Transactions on Computers. 49:2000;465-481.
29. Tanigawa K., Hironaka T., Kojima A., Yoshida N. A generalized execution model for programming on reconfigurable architectures and an architecture supporting the model. Proc. FPL'2002. Lecture Notes in Computer Science. vol. 2438:2002;434-443 Springer-Verlag, Heidelberg.
30. ® 4 Processor-based platform solutions, Intel Technology Journal, 1st quarter 2001. Available from 〈 http://www.intel.com/technology/itj/q12001/articles/art_7.htm 〉.
31. Torkelsson K., Ditmar J. Header compression in Handel-C - an internet application and a new design language. Proc. DSD'01. 2001;2-7 IEEE Computer Society.
32. Villasenor J., Hutchings B. The flexibility of configurable computing. IEEE Signal Processing Magazine. 15:1998;67-84.
33. Vassiliadis S., Wong S., Cotofana S. The MOLEN. ρμ -coded processor Proc. FPL'2001. Lecture Notes in Computer Science. vol. 2147:2001;275-285 Springer-Verlag, Heidelberg.
34. Xilinx, Virtex-EM FIR filter for video applications, in: Xilinx Application Note XAPP241, 2000. Available from 〈 xilinx.com 〉.
35. Xilinx, Virtex(TM) 2.5 V field programmable gate array, in: Virtex Product Specification, DataSource CD-ROM rev. 7 03-2002, Xilinx, 2002.
36. Ye Z.A., Moshovos A., Hauck S., Banerjee P. CHIMAERA: a high-performance architecture with tightly-coupled reconfigurable functional unit. Proc. ISCA'27. ACM SIGARCH Computer Architecture News. 28:2000;225-235.