Efficient Switching Window Computation for Cross-Talk Noise

ACM/IEEE International Workshop on Timing Issues in the Specification and Synthesis of Digital Systems

Volumn , Issue , 2002, Pages 84-91

  Thudi, Bhavana ^a   Blaauw, David ^a  

^a UNIVERSITY OF MICHIGAN   (United States)

Author keywords

Algorithms; Theory; Verification

Indexed keywords

ALGORITHMS; COMPUTATIONAL METHODS; CONVERGENCE OF NUMERICAL METHODS; CROSSTALK; ELECTRIC NETWORK ANALYSIS; SPURIOUS SIGNAL NOISE;

CROSS-TALK NOISE;

SWITCHING CIRCUITS;

EID: 0141426701     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/589411.589429     Document Type: Conference Paper

References (17)

1. Shepard K.L., Narayanan V., "Noise in Deep Submicron Digital Design", Proc. of ICCAD, pp. 524 -531, 1996
2. D. Sylvester and K. Keutzer, "Getting to the bottom of deep submicron," Proc. of ICCAD, pp 203-211, Nov. 1998.
3. K. L. Shepard, etal., "Global Harmony: Coupled noise analysis for full-chip RC interconnect networks," ICCAD, 1997.
4. R. Levy, D. Blaauw, G. Braca, A. Dasgupta, A. Grinshpon, C. Oh, B. Orshav, S. Sirichotiyakul, V. Zolotov, "ClariNet: a noise analysis tool for deep submicron design", Proc. of DAC, pp. 233-238, 2000.
5. P.Chen, K.Keutzer. "Towards True Crosstalk Noise Analysis", Proc. of ICCAD, pp.132-137, 1999.
6. A. Glebov, S. Gavrilov, D. Blaauw, S. Sirichotiyakul, V. Zolotov, Chanhee Oh, "False-Noise Analysis Using Logic Implications", Proc. of ICCAD 2001.
7. S. Sapatnekar, "Capturing the effect of crosstalk on delay", Proc. VLSI Design India, pp. 364-369, 2000.
8. A. B. Kahng, S. Muddu, E. Sarto, "On Switching Factor Based Analysis of Coupled RC interconnects," DAC, pp 79-84, 2000.
9. P. Chen, D. A. Kirkpatrick, K. Keutzer, "Miller Factor for Gate-Level Coupling delay calculation", Proc. ICCAD 2000.
10. S. Sapatnekar, "A timing model incorporating the effect of crosstalk on delay and its application to optimal channel routing," IEEE Trans. on CAD, Vol 19, No. 5, pp. 550 - 559, 2000.
11. P. Chen, D. A. Kirkpatrick, K. Keutzer, "Switching Window Computation for Static Timing Analysis in the Presence of Crosstalk Noise, " ICCAD, pp. 331-337, 2000.
12. H. Zhou, N. Shenoy, W. Nicholls, "Timing Analysis with crosstalk as fixed points on Complete Lattice", DAC 2001.
13. F. Dartu, L. T. Pileggi, "Calculating Worst-Case Gate Delays Due to Dominant Capacitance Coupling," DAC, 1997
14. S. Vrudhula, S. Sirichotiyakul, D. Blaauw, "Estimation of the likelihood of capacitive coupling noise", Proc. of DAC 2002.
15. F. Dartu, N. Menezes, and L. T. Pileggi, "Performance Computation for Precharacterized CMOS Gates with RC Loads," IEEE Trans. on CAD, Vol.15, No. 5, pp. 544-553, May 1996
16. P.D. Gross, etal, "Determination of worst-case aggressor alignment for delay calculation," ICCAD, pp. 212-219, 1998.
17. Odabasioglu, A.; et al., "PRIMA: passive reduced-order interconnect macromodeling algorithm,"Corrolary ICCAD, 1997.