A high performance RF LDMOSFET in thin film SOI technology with step drift profile

Solid-State Electronics

Volumn 47, Issue 11, 2003, Pages 1937-1941

  Luo, J ^a   Cao, G ^a   Ekkanath Madathil, S N ^a   De Souza, M M ^a  

^a DE MONTFORT UNIVERSITY   (United Kingdom)

Author keywords

[No Author keywords available]

Indexed keywords

CAPACITANCE; FEEDBACK; MOSFET DEVICES; SEMICONDUCTOR DOPING; SILICON ON INSULATOR TECHNOLOGY;

STEP DRIFT DOPING;

THIN FILM TRANSISTORS;

EID: 0042229238     PISSN: 00381101     EISSN: None     Source Type: Journal    
DOI: 10.1016/S0038-1101(03)00222-3     Document Type: Article

References (18)

1. Raskin J.P., Viviani A., Flandre D., Colinge J.P. Substrate crosstalk reduction using SOI technology. IEEE Trans. Electron. Dev. 44(12):1997;2252-2261.
2. Matsumoto S., Hiraoka Y., Sakai T. Radio-frequency performance of a state-of-the-art 0.5 μm-rule thin-film SOI power MOSFET. IEEE Trans. Electron. Dev. 48(6):2001;51-55.
3. Matsumoto S., Ishiyama T., Hiroaka Y., Sakai T.et al. A novel high-frequency quasi-SOI power MOSFET for multi-gigahertz applications. IEDM Tech. Dig. 1998;945-948.
4. t of 6.9 GHz IEEE Electron. Dev. Lett. 21(10):2000;500-501.
5. Fiorenza J.G., Antoniadis D.A., Alamo J.A.D. RF power LDMOSFET on SOI. IEEE Electron. Dev. Lett. 22(3):2001;139-141.
6. McShane E., Shenai K., Leong S.K. A silicon-on-insulator 28-V power LDMOSFET for 1-GHz integrated power amplifier applications. MTT-S. 3:2001;2135-2138.
7. Fiorenza J.G., Alamo J.A. Experimental comparison of RF power LDMOSFETs on thin-film SOI and bulk silicon. IEEE Trans. Electron. Dev. 49(4):2002;687-692.
8. Matsumoto S., Kim I.J., Sakai T., Fukumitsu T., Yachi T. Device characteristics of a 30-V-class thin-film SOI power MOSFET. IEEE Trans. Electron. Dev. 43(5):1996;746-752.
9. Nishihori K., Kitaura Y., Hirose M., Michara M., Nagaoka M., Uchitomi N. A self-aligned gate GaAs MESFET with P-pocket layers for high-efficiency linear power amplifiers. IEEE Trans. Electron. Dev. 45(7):1998;1385-1392.
10. McShane E., Shenai K. The design, characterisation, and modeling of RF LDMOSFETs on silicon-on-insulator material. IEEE Trans. Electron. Dev. 49(4):2002;643-651.
11. 2, lateral, two-zone RESURF MOSFETs in 6H-SiC. In: Proc of ISPSD, 2002. p. 69-72.
12. Xu S.M., Foo P.D., Wen J.Q., Liu Y., Lin F.J., Ren C.H. RF LDMOSFET with extreme low parasitic feedback capacitance and high hot-carrier immunity. IEEE IEDM. 1999;201-204.
13. Appels J.A., Collet M.G., Hart P.A.H., Vaes H.M.J., Verhoeven J.F.C.M. Thin layer high voltage devices (RESURF devices). Philips J. Res. 35(1):1980;1-13.
14. TSUPREM, 2-D process simulation program, version 6.4, TMA Inc., Sunnyvale, CA.
15. MEDICI, 2-D Device Simulation Program, Version 4, TMA Inc., Sunnyvale, CA.
16. Merckel G. SOS MOSFET. Nato course on process and device modeling for integrated circuit design, 1977. p. 725-38.
17. Kato K., Wada T., Taniguchi K. Analysis of kink characteristics in silicon-on-insulator MOSFET's using two-carrier modelling. IEEE Trans. Electron. Dev. 32(2):1985;458-462.
18. Lindefelt U. Heat generation in semiconductor devices. Jpn. J. Appl. Phys. 75(2):1994;942-957.