Impact of technology scaling on CMOS logic styles

IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing

Volumn 49, Issue 8, 2002, Pages 577-588

  Anis, Mohab ^a   Allam, Mohamed ^a,b   Elmasry, Mohamed ^a  

^a UNIVERSITY OF WATERLOO   (Canada)

^b PMC Sierra Ltd Burnaby   (Canada)

Author keywords

CMOS; Digital integrated circuits; Technology scaling

Indexed keywords

COMPUTER SIMULATION; DIGITAL INTEGRATED CIRCUITS; ELECTRIC CURRENTS; LOGIC GATES; THRESHOLD VOLTAGE;

TECHNOLOGY SCALING;

CMOS INTEGRATED CIRCUITS;

EID: 0036704619     PISSN: 10577130     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCSII.2002.805631     Document Type: Article

References (23)

1. H. Iwai, "CMOS technology-year 2010 and beyond," IEEE J. Solid-State Circuits, vol. 34, pp. 357-366, Mar. 1999.
2. R. Gonzalez, B.M. Gordon, and M.A. Horwitz, "Supply and threshold voltage scaling for low power CMOS," IEEE J. Solid-State Circuits, vol. 23, pp. 1210-1216, Aug. 1997.
3. J.M. Rabaey, Digital Integrated Circuits. Englewood Cliffs, NJ:Prentice-Hall, 1996.
4. A. Bellaouar and M.I. Elmasry, Low-Power Digital VLSI Design Circuits and Systems. Norwell, MA: Kluwer, 1995.
5. K. Yano, Y. Sasaki, K. Rikino, and K. Seki, "Top-down pass-transistor logic design," IEEE J. Solid-State Circuits, vol. 31, pp. 792-803, June 1996.
6. R. Zimmerrnann and W. Fichtner, "Low-power logic styles: CMOS versus pass-transistor logic," IEEE J. Solid-State Circuits, vol. 32, pp. 1079-1090, July 1997.
7. P. Srivastava, A. Pua, and L. Welch, "Issues in the design of Domino logic circuits," Proc. IEEE Great Lakes Symp. on VLSI, pp. 108-112, 1998.
8. N. Weste and K. Eshraghian, Principles of CMOS VLSI Design. Reading, MA: Addison-Wesley, 1994.
9. L.G. Heller and W.R. Griffin, "Cascode voltage switch logic: A differential CMOS logic family," in Proc. Dig. Tech. Papers, 1984, pp. 16-17.
10. F. Lai and W. Hwang, "Design and implementation of differential cascode switch with pass-gate (DCVSPG) logic for high-performance digital systems," IEEE J. Solid-State Circuits, vol. 32, pp. 563-573, Apr. 1997.
11. A.J. Acosta, M. Valencia, A. Barriga, M.J. Bellido, and J.L. Huertas, "SODS: A new CMOS differential type structure," IEEE J. Solid-State Circuits, vol. 30, pp. 835-838, July 1995.
12. B. Kong, J. Choi, S. Lee, and K. Lee, "Charge recycling differential logic CRDL for low power applications," IEEE J. Solid-State Circuits, vol. 3 pp. 1267-1276, Sept. 1996.
13. P. Ng, P.T. Balsara, and D. Steiss, "Performance of CMOS differential circuits," IEEE J. Solid-State Circuits, vol. 31, pp. 841-846, June 1996.
14. M. Yamashina and H. Yamada, "An MOS current mode logic (MCML) circuit for low-power sub-GHZ processors," IEICE Trans. Electron, vol. E75-C, pp. 1181-1187, 1992.
15. M. Mizuno, M. Yamashina, K. Furuta, H. Igura, H. Abiko, K. Okabe, A. Ono, and H. Yamada, "A GHz MOS adaptive pipeline technique using MOS current-mode logic," IEEE J. Solid-State Circuits, vol. 31, pp. 784-791, June 1996.
16. J. Musicer and J. Rabaey, "MOS current mode logic for low power, low noise CORDIC computations in mixed-signal environments," in Proc. Int. Symp. Low-Power Electronics and Design, Rapallo, Italy, 2000, pp. 102-107. IEEE/ACM.
17. A. Tanabe, M. Umetani, I. Fujiwara, T. Ogura, K. Kataoka, M. Okihara, H. Sakuraba, T. Endoh, and F. Masuoka, "0.18-μm CMOS 10-Gb/s multiplexer/demultiplexer IC's using current mode logic with tolerance to threshold voltage fluctuation," IEEE J. Solid-State Circuits, pp. 988-996, June 2001.
18. M. Yamashina and H. Yamada, "MOS current mode logic MCML circuit for low-power GHz processors," NEC Res. Dev., vol. 36, no. 1, pp. 54-63, Jan. 1995.
19. T. Sakurai and A. Newton, "Alpha-power law MOSFET model and its applications to CMOS inverter delay and other formulas," IEEE J. Solid-State Circuits, vol. 25, pp. 584-594, Apr. 1990.
20. T. Hayashi and A. Uchiyama, "Hot carrier injection in PMOSFETs," Oki Tech. Rev., pp. 59-62, 1991.
21. S. Thompson, I. Young, J. Greason, and M. Bohr, "Dual threshold voltage and substrate bias: Keys to high performance, low power, 0.1 μm logic designs," in IEEE Symp. VLSI Technology Tech. Dig., 1997, pp. 69-70.
22. S. Thompson, P. Packan, and M. Bohr, "MOS scaling: Transistor challenges for the 21st century," Intel Technol. J., Q3, 1998.
23. M. Bohr and Y. Elmansy, "Technology for advanced high-performance microprocessors," IEEE Trans. Electron Devices, vol. 45, pp. 620-625, Mar. 1998.