CMOS Technology - Year 2010 and Beyond

IEEE Journal of Solid-State Circuits

Volumn 34, Issue 3, 1999, Pages 357-366

  Iwai, Hiroshi ^a,b,c  

^a TOSHIBA CORPORATION   (Japan)

^b NEC CORPORATION   (Japan)

^c STANFORD UNIVERSITY   (United States)

Author keywords

CMOS; Downsizing; Future; Large scale integrated circuit; Limitation; Technology

Indexed keywords

ECONOMIC AND SOCIAL EFFECTS; LSI CIRCUITS; MOSFET DEVICES; TECHNOLOGICAL FORECASTING;

DOWNSIZING;

CMOS INTEGRATED CIRCUITS;

EID: 0033100138     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/4.748187     Document Type: Article

References (25)

1. G. E. Moore, "Progress in digital integrated circuit," in IEDM Tech. Dig., Dec. 1975, p. 11.
2. Semiconductor Industry Association, "The national technology roadmap for semiconductors," San Jose, CA, 1994.
3. _, "The national technology roadmap for semiconductors," 1997.
4. R. H. Dennard, F. H. Gaensslen, H.-N. Yu, V. L. Rideout, E. Bassous, and A. R. LeBlanc, "Design of ion-implanted MOSFET's with very small physical dimensions," IEEE J. Solid-State Circuits, vol. SC-9, pp. 256-268, 1974.
5. M. Ono, M. Saito, T. Yoshitomi, C. Fiegna, T. Ohguro, and H. Iwai, "Sub-50 nm gate length n-MOSFET's with 10 nm phosphorus source and drain junctions," in IEDM Tech. Dig., Dec. 1993, pp. 119-122.
6. H. S. Momose, M. Ono, T. Yoshitomi, T. Ohguro, S. Nakamura, M. Saito, and H. Iwai, "Tunneling gate oxide approach to ultra-high current drive in small-geometry MOSFET's," in IEDM Tech. Dig., 1994, pp. 593-596.
7. H. S. Momose, E. Morifuji, T. Yoshitomi, T. Ohguro, M. Saito, T. Morimoto, Y. Katsumata, and H. Iwai, "High frequency AC characteristics of 1.5 nm gate oxide MOSFET's," in IEDM Tech. Dig., 1996, pp. 105-108.
8. H. S. Momose, S. Nakamura, Y. Katsumata, and H. Iwai, "Ultra-thin gate technology for high performance CMOS," in Proc. Electrochemical Society 6th Int. Symp. Ultra Large Scale Integration Science and Technology, 1997, pp. 235-246.
9. H. S. Momose, M. Ono, T. Yoshitomi, T. Ohguro, S. Nakamura, M. Saito, and H. Iwai, "1.5 nm direct-tunneling gate oxide Si MOSFET's," IEEE Trans. Electron Devices, vol. 43, no. 8, pp. 1233-1242, 1996.
10. A. Chatterjee, R. A. Chapman, G. Dixit, J. Kuehne, S. Hattangady, H. Yang, G. A. Brown, R. Aggarwal, U. Erdogan, Q. He, M. Hanratty, D. Rogers, S. Murtaza, S. J. Fang, R. Kraft, A. L. P. Potondaro, J. C. Hu, M. Terry, W. Lee, C. Fernando, A. Konecni, G. Wells, D. Frystak, C. Bowen, M. Rodder, and I.-C. Chen, "Sub-100 nm gate length metal gate NMOS transistors fabricated by a replacement gate process," in IEDM Tech. Dig., 1997, pp. 821-824.
11. G. Timp, A. Agarwal, F. H. Baumann, T. Boone, M. Buonanno, R. Cirelli, V. Donnelly, M. Foad, D. Grant, M. Green, H. Gossman, S. Hillenisu, J. Jackson, D. Jacobson, R. Kleiman, A. Kornblit, F. Klemens, J. T.-C. Lee, W. Mansfield, S. Moccio, A. Murrell, M. O'Malley, J. Rosamilia, J. Sapjeta, P. Siverman, T. Sorsch, W. W. Tai, D. Tennant, H. Vuong, and B. Weir, "Low leakage, ultra-thin gate oxides for extremely high performance sub-100 nm nMOSFET's," in IEDM Tech. Dig., 1997, pp. 930-932.
12. T. Ohguro, N. Sugiyama, K. Imai, K. Usuda, M. Saito, T. Yoshitomi, M. Ono, H. S. Momose, and H. Iwai, "The influence of oxygen at epitaxial Si/Si substrate interface for 0.1 μm epitaxial Si channel n-MOSFET's grown by UHV-CVD," in Proc. Symp. VLSI Tech., 1995, pp. 21-22.
13. H. Kawaura, T. Sakamoto, Y. Ochiai, J. Fujita, and T. Baba, "Fabrication and characterization of 14-nm-gate length EJ-MOSFET's," in Ext. Abs. SSDM, 1997, p. 572.
14. C. Fiegna, H. Iwai, T. Wada, M. Saito, E. Sangiorgi, and B. Ricco, "A new scaling methodology for the 0.1-0.025 μm MOSFET," in Proc. Symp. VLSI Tech., 1993, pp. 33-34.
15. _, "Scaling the MOS transistor below 0.1 μm: Methodology, device structures, and technology requirements," IEEE Trans. Electron Devices, vol. 41, pp. 941-951, 1994.
16. C.-P. Chao, K. E. Violette, S. Unnikrishnan, M. Nandakumar, R. L. Wise, J. A. Kittl, Q.-W. Hong, and I.-C. Chen, "Low resistance Ti or Co salicided raised source/drain transistors for sub-0.13 μm CMOS technologies," in IEDM Tech. Dig., 1997, pp. 103-106.
17. T. Ohguro, H. Naruse, H. Sugaya, E. Morifuji, H. Kimijima, T. Yoshitomi, T. Morimoto, H. S. Momose, Y. Katsumata, and H. Iwai, "High performance RF characteristics of raised gate/source/drain CMOS with Co salicide," in Proc. Symp. VLSI Tech., 1998, pp. 136-137.
18. T. Yoshitomi, T. Ohguro, M. Saito, M. Ono, E. Morifuji, H. S. Momose, and H. Iwai, "High performance 0.15 μm single gate Co salicide CMOS," in Proc. Symp. VLSI Tech., 1996.
19. D. Hisamoto, K. Umeda, K. Ohnishi, J. Yugami, and T. Shiba, "Sub-10-ps gate delay by reducing effect ant an extension," in IEDM Tech. Dig., 1997, pp. 239-242.
20. F. Assaderaghi, W. Rausch, A. Ajimera, E. Leobandung, D. Schepis, L. Wagner, H.-J. Wann, R. Bolam, D. Yee, B. Davari, and G. Shahidi, "A 7.9/5.5 psec room/low temperature SOI CMOS," in IEDM Tech. Dig., 1997, pp. 415-418.
21. T. Yamazaki, K. Goto, T. Fukano, Y. Nara, T. Sugii, and, T. Ito, "21 psec switching 0.1 μm-CMOS at room temperature using high performance Co salicide process," in IEDM Tech. Dig., 1993, pp. 906-908.
22. A. Hori, H. Nakaoka, H. Umimoto, K. Yamashita, M. Takase, H. Shimizu, B. Mizuno, and S. Odanaka, "A 0.05 μm-CMOS with ultra shallow source/drain junctions fabricated by 5keV ion implantation and rapid thermal annealing," in IEDM Tech. Dig., 1994, pp. 485-488.
23. 14)," in IEDM Tech. Dig., 1997, pp. 471-474.
24. H. S. Momose, M. Ono, T. Yoshitomi, T. Ohguro, S. Nakamura, M. Saito, and H. Iwai, "Prospects for low-power, high-speed MPU's using 1.5 nm direct-tunneling gate oxide MOSFET's," J. Solid-State Electron., vol. 41, pp. 707-714, 1997.
25. M. T. Bohr, "Interconnect scaling - The real limiter to high performance ULSI," in IEDM Tech. Dig., 1995, pp. 241-244.